

[https://prezi.com/abwyjs\\_zofyg/overview-of-pcie-subsystem/](https://prezi.com/abwyjs_zofyg/overview-of-pcie-subsystem/)

OVERVIEW OF PCI(e) SUBSYSTEM


Introduction

- PCI, PCI-e
- PCI Express
- PCI Express
- PCI Express
- PCI Express
- PCI Express
- PCI Express
- PCI Express


Terminology

- PCI Express
- PCI Express
- PCI Express
- PCI Express
- PCI Express
- PCI Express
- PCI Express
- PCI Express


Topology



Address Space




Interrupts



Device Tree




Interrupt Frequency



Linux PCI(e) Subsystem



Interrupt Handling



Index

Index
1. Introduction
2. Terminology
3. Topology
4. Address Space
5. Interrupts
6. Device Tree
7. Interrupt Frequency
8. Linux PCI(e) Subsystem
9. Interrupt Handling
10. Appendix

Acknowledgments

- Acknowledgments
- Acknowledgments
- Acknowledgments
- Acknowledgments
- Acknowledgments

References

- References
- References
- References
- References
- References

Happy Hacking!

# OVERVIEW OF PCI(e) SUBSYSTEM

KISHON VIJAY ABRAHAM I, VIGNESH R


# Introduction


- PCIe Vs PCI
- Usage model and software interface same as PCI
- Serial communication interface like USB, SATA
- Performance: Higher throughput, multi-lane
- Add peripherals to the system (USB, Ethernet, SATA, DCAN etc..)


# Terminology

- Root Complex - PCIe host
- Endpoint - PCIe device
- `cpu_addr` - CPU physical address (proc/iomem)
- `pci_addr` - PCI bus address
- Switches - allow more devices to be connected
- Enumeration - discovering devices

# Topology










# Topology



# I/O Lines

RX+

RX-

TX+

TX-

REFCLK+

REFCLK-

PERST#

WAKE#

PRSNT1#

PRSNT2#

JTAG#

+12V#


RX+

RX-


TX+

TX-


# Topology




# Address Space



# Configuration Space Header




# Address Space




# Enhanced Configuration Access Mechanism (ECAM)

- Memory address (PCIe address space) determines configuration register accessed
- Function of bus number, device number, function and register number




# Address Space





# Address Space



# PCIe Endpoint

**Configuration Space**

4Kb

Configuration Space Header




A detailed diagram of a PCIe Configuration Space Header. It shows a 32-bit header structure with fields for Vendor ID, Device ID, Revision ID, and Command. The Vendor ID field is highlighted in red. The diagram also shows the bit fields for the Vendor ID, Device ID, Revision ID, and Command fields.

Field	Bit Range	Bit Field
Vendor ID	31:16	31:16
Device ID	15:0	15:0
Revision ID	31:16	31:16
Command	31:16	31:16


**Memory Space**

Bus:2


# Configuration Space Header




# Address Space




# Configuration Space Header



# Address Space



# Interrupts



# Configuration Space Header


00h	Device Id		Vendor Id	
04h	Status		Command	
08h	Class Code			Revision Id
0Ch	BIST	Header Type	Lat. Timer	Cache Line S.
10h	X			
14h	Base Address Registers			
18h				
1Ch				
20h				
24h				
28h	Cardbus CIS Pointer			
2Ch	Subsystem ID		Subsystem Vendor ID	
30h	Expansion ROM Base Address			
34h	Reserved			Cap. Pointer
38h	Reserved			
3Ch	Max. Lat	Min. Gnt	1	Interrupt Line

0 = INTx Not used  
 1 = INTA#  
 2 = INTB#  
 3 = INTC#  
 4 = INTD#

Message Control	Next Pointer	Capability ID
Message Address		
Message Data		



# Interrupts




# Configuration Space Header

00h	Device Id		Vendor Id		
04h	Status		Command		
08h	Class Code			Revision Id	
0Ch	BIST	Header Type	Lat. Timer	Cache Line S.	
10h	X				1 00 0
14h	Base Address Registers				
18h					
1Ch					
20h					
24h					
28h					
28h	Cardbus CIS Pointer				
2Ch	Subsystem ID		Subsystem Vendor ID		
30h	Expansion ROM Base Address				
34h	Reserved			Cap. Pointer	
38h	Reserved				
3Ch	Max. Lat	Min. Gnt	1	Interrupt Line	

0 = INTx Not used  
 1 = INTA#  
 2 = INTB#  
 3 = INTC#  
 4 = INTD#

Message Control	Next Pointer	Capability ID
Message Address		
Message Data		

# Interrupts



# Device Tree

```
pcie1: pcie@51000000 {
    compatible = "ti,dra7-pcie";
    reg = <0x51000000 0x2000>, <0x51002000 0x14c>, <A 0x2000>;
    reg-names = "rc_dbics", "ti_conf", "config";
    interrupts = <0 232 0x4>, <0 233 0x4>;
    device_type = "pci";
    #address-cells = <3>;
    #size-cells = <2>;
    ranges = <0x82000000 0 B B 0 0xfffd000>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie1_intc 1>,
                    <0 0 0 2 &pcie1_intc 2>,
                    <0 0 0 3 &pcie1_intc 3>,
                    <0 0 0 4 &pcie1_intc 4>;
    pcie1_intc: interrupt-controller {
        interrupt-controller;
        #address-cells = <0>;
        #interrupt-cells = <1>;
    };
};
```

# 'ranges' Property

```
#address-cells = <3>;
#size-cells = <2>;
ranges = <0x82000000 0 B B 0 0xfffd000>;
```

PCI Address

Size

CPU Address

n p t 0 0 0 s s


00: Configuration Space  
01: I/O Space  
10: 32 bit Memory Space  
11: 64 bit Memory Space

prefetchable (cacheable)  
relocatable


CPU

PCIE

Source Address	Destination Address	Size	Type
B	B	~256MB	MEM




PCIe Address Space




# Device Tree

```
pcie1: pcie@51000000 {
    compatible = "ti,dra7-pcie";
    reg = <0x51000000 0x2000>, <0x51002000 0x14c>, <A 0x2000>;
    reg-names = "rc_dbics", "ti_conf", "config";
    interrupts = <0 232 0x4>, <0 233 0x4>;
    device_type = "pci";
    #address-cells = <3>;
    #size-cells = <2>;
    ranges = <0x82000000 0 B B 0 0xfffd000>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie1_intc 1>,
                   <0 0 0 2 &pcie1_intc 2>,
                   <0 0 0 3 &pcie1_intc 3>,
                   <0 0 0 4 &pcie1_intc 4>;
    pcie1_intc: interrupt-controller {
        interrupt-controller;
        #address-cells = <0>;
        #interrupt-cells = <1>;
    };
};
```

# Linux PCI(e) Subsystem



# Interrupt Handling





# lspci

- Displays all PCI buses, devices in a system

```
root@am57xx-evm:~# lspci
00:00.0 PCI bridge: Texas Instruments Device 8888 (rev 01)
01:00.0 PCI bridge: Pericom Semiconductor Device 2304 (rev 05)
02:01.0 PCI bridge: Pericom Semiconductor Device 2304 (rev 05)
02:02.0 PCI bridge: Pericom Semiconductor Device 2304 (rev 05)
03:00.0 SATA controller: ASMedia Technology Inc. ASM1062 Serial
ATA Controller (rev 01)
04:00.0 USB controller: Etron Technology, Inc. EJ168 USB 3.0 Host
Controller (rev 01)
```

- [http://linuxcommand.org/man\\_pages/lspci8.html](http://linuxcommand.org/man_pages/lspci8.html)

# Acknowledgements

- Jingoo Han, Pratyush Anand, Bjorn Helgaas
- Linux Community
- Texas Instruments
- Linux Foundation

# References

- PCI Local Bus Specification 3.0
- PCI Express Base Specification 3.0
- PCI Express System Architecture (by Mindshare)

# Happy Hacking!

Feedback:  
kishon@ti.com  
kishonvijayabraham@gmail.com

vigneshr@ti.com  
vignesh.r.blr@gmail.com