(+- 0.00%)



User: Log in | Subscribe | Register

KVM: ARM64: Add guest PMU support

From: Shannon Zhao <zhaoshenglong@huawei.com>

To: , <marc.zyngier@arm.com, <christoffer.dall@linaro.org

Subject: [PATCH v9 00/21] KVM: ARM64: Add guest PMU support

Date: Fri, 15 Jan 2016 14:27:34 +0800

Message-ID: <1452839275-19368-1-git-send-email-zhaoshenglong@huawei.com>

Cc: kvm@vger.kernel.org, will.deacon@arm.com, linux-arm-kernel@lists.infradead.org, shannon.zhao@linaro.org

Archive-link: Article

From: Shannon Zhao <shannon.zhao@linaro.org>

This patchset adds guest PMU support for KVM on ARM64. It takes trap-and-emulate approach. When guest wants to monitor one event, it will be trapped by KVM and KVM will call perf_event API to create a perf event and call relevant perf_event APIs to get the count value of event.

Use perf to test this patchset in guest. When using "perf list", it shows the list of the hardware events and hardware cache events perf supports. Then use "perf stat -e EVENT" to monitor some event. For example, use "perf stat -e cycles" to count cpu cycles and "perf stat -e cache-misses" to count cache misses.

Below are the outputs of "perf stat -r 5 sleep 5" when running in host and guest.

Host:

Guest:

Performance counter stats for 'sleep 5' (5 runs):

```
0.000 CPUs utilized
       0.529248
                     task-clock (msec)
                                                                                  (+- 1.65%)
                                                   0.002 M/sec
                    context-switches
             1
                    cpu-migrations
                                                   0.000 K/sec
                                                   0.092 M/sec
                    page-faults
                                                                                   +- 1.05%)
       1104279
                                                   2.087 GHz
                     cycles
                                                                                        1.65%)
<not supported>
                    stalled-cycles-frontend
                    stalled-cycles-backend
<not supported>
                    instructions
        528112
                                                   0.48 insns per cycle
                                                                                  (+- 1.12%)
<not supported>
                    branches
                                                  18.099 M/sec
                                                                                  (+-2.40\%)
          9579
                    branch-misses
```

5.000851904 seconds time elapsed

Performance counter stats for 'sleep 5' (5 runs):

```
0.695412
                                                   0.000 CPUs utilized
                    task-clock (msec)
                                                                                  (+- 1.26%)
                    context-switches
                                                   0.001 M/sec
             1
             0
                    cpu-migrations
                                                   0.000 K/sec
                                                                                    +- 1.29%)
            49
                                                   0.070 M/sec
                    page-faults
       1430471
                                                   2.057 GHz
                                                                                       1.25%)
                    cycles
<not supported>
                    stalled-cycles-frontend
<not supported>
                    stalled-cycles-backend
                                                   0.46 insns per cycle
                                                                                  (+- 2.64%)
        659173
                    instructions
<not supported>
                    branches
         10893
                    branch-misses
                                                  15.664 M/sec
                                                                                  (+- 1.23%)
   5.001277044 seconds time elapsed
                                                                             (+-0.00\%)
```

Have a cycle counter read test like below in guest and host:

```
static void test(void)
{
         unsigned long count, count1, count2;
         count1 = read_cycles();
         count2 = read_cycles();
}

Host:
count1: 3046505444
count2: 3046505575
delta: 131

Guest:
count1: 5932773531
count2: 5932773668
```

delta: 137

The gap between guest and host

The gap between guest and host is very small. One reason for this I think is that it doesn't count the cycles in EL2 and host since we add exclude_hv = 1. So the cycles spent to store/restore registers which happens at EL2 are not included.

This patchset can be fetched from [1] and the relevant QEMU version for test can be fetched from [2].

The results of 'perf test' can be found from [3][4]. The results of perf_event_tests test suite can be found from [5][6].

https://lwn.net/Articles/672339/

Also, I have tested "perf top" in two VMs and host at the same time. It works well.

Thanks, Shannon

[1] https://git.linaro.org/people/shannon.zhao/linux-mainline... KVM_ARM64_PMU_v9

- [2] https://git.linaro.org/people/shannon.zhao/gemu.git PMU
- [3] http://people.linaro.org/~shannon.zhao/PMU/perf-test-host
- [4] http://people.linaro.org/~shannon.zhao/PMU/perf-test-gues... [5] http://people.linaro.org/~shannon.zhao/PMU/perf_event_tes...
- [6] http://people.linaro.org/~shannon.zhao/PMU/perf_event_tes...

Changes since v8:

- * Fix the wrong use of r->reg in register accessors for 32bit part
- * Rewrite the handle of PMUSERENR based on the new inject UND patch
- * Drop the inline attribute
- * Introduce SET/GET/HAS DEVICE ATTR for vcpu iotcl and set the PMU overflow interrupt via this API
- * Use one feature bit for PMUv3

Changes since v7:

- * Rebase on kvm-arm next
- * Fix the handler of PMUSERENR and add a helper to forward trap to guest
- * Fix some small bugs found by Marc

Changes since v6:

- * Rebase on v4.4-rc5
- * Drop access_pmu_cp15_regs() so that it could use same handler for both arch64 and arch32. And it could drop the definitions of CP15 register offsets, also avoid same codes added twice
- * Use vcpu sys reg() when accessing PMU registers to avoid endian things
- * Add handler for PMUSERENR and some checkers for other registers
- * Add kvm_arm_pmu_get_attr()

Changes since v5:

- * Rebase on new linux kernel mainline
- * Remove state duplications and drop PMOVSCLR, PMCNTENCLR, PMINTENCLR, PMXEVCNTR, PMXEVTYPER
- * Add a helper to check if vPMU is already initialized
- * remove kvm_vcpu from kvm_pmc

Changes since v4:

- * Rebase on new linux kernel mainline
- * Drop the reset handler of CP15 registers
- * Fix a compile failure on arch ARM due to lack of asm/pmu.h
- * Refactor the interrupt injecting flow according to Marc's suggestion
- * Check the value of PMSELR register
- * Calculate the attr.disabled according to PMCR.E and PMCNTENSET/CLR
- * Fix some coding style
- * Document the vPMU irq range

Changes since v3:

- * Rebase on new linux kernel mainline
- * Use ARMV8 MAX COUNTERS instead of 32
- * Reset PMCR.E to zero.
- * Trigger overflow for software increment.
- * Optimize PMU interrupt inject logic.
- * Add handler for E,C,P bits of PMCR
- * Fix the overflow bug found by perf_event_tests
- * Run 'perf test', 'perf top' and perf event tests test suite
- * Add exclude hv = 1 configuration to not count in EL2

Changes since v2:

- * Directly use perf raw event type to create perf_event in KVM
- * Add a helper vcpu_sysreg_write
- * remove unrelated header file

Changes since v1:

- * Use switch...case for registers access handler instead of adding alone handler for each register
- * Try to use the sys_regs to store the register value instead of adding new variables in struct kvm pmc
- * Fix the handle of cp15 regs
- * Create a new kvm device vPMU, then userspace could choose whether to create PMU
- * Fix the handle of PMU overflow interrupt

Shannon Zhao (21):

- ARM64: Move PMU register related defines to asm/pmu.h KVM: ARM64: Define PMU data structure for each vcpu KVM: ARM64: Add offset defines for PMU registers
- KVM: ARM64: Add access handler for PMCR register KVM: ARM64: Add access handler for PMSELR register
- KVM: ARM64: Add access handler for PMCEID0 and PMCEID1 register
- KVM: ARM64: PMU: Add perf event map and introduce perf event creating function
- KVM: ARM64: Add access handler for event type register
- KVM: ARM64: Add access handler for event counter register
- KVM: ARM64: Add access handler for PMCNTENSET and PMCNTENCLR register KVM: ARM64: Add access handler for PMINTENSET and PMINTENCLR register
- KVM: ARM64: Add access handler for PMOVSSET and PMOVSCLR register
- KVM: ARM64: Add access handler for PMSWINC register KVM: ARM64: Add helper to handle PMCR register bits
- KVM: ARM64: Add access handler for PMUSERENR register KVM: ARM64: Add PMU overflow interrupt routing
- KVM: ARM64: Reset PMU state when resetting vcpu KVM: ARM64: Free perf event of PMU when destroying vcpu
- KVM: ARM64: Add a new feature bit for PMUv3
- KVM: ARM: Introduce per-vcpu kvm device controls

https://lwn.net/Articles/672339/

KVM: ARM64: Add a new vcpu device control group for PMUv3

```
Documentation/virtual/kvm/api.txt
Documentation/virtual/kvm/devices/vcpu.txt
                                                32 ++
arch/arm/include/asm/kvm_host.h
                                                15 +
arch/arm/kvm/arm.c
                                                61 +++
arch/arm64/include/asm/kvm host.h
                                                25 +-
arch/arm64/include/asm/pmu.h
                                                81 ++++
arch/arm64/include/uapi/asm/kvm.h
                                                6 +
arch/arm64/kernel/perf_event.c
                                                36 +-
arch/arm64/kvm/Kconfig
                                                 7 +
arch/arm64/kvm/Makefile
                                                 1 +
arch/arm64/kvm/guest.c
                                                51 +++
arch/arm64/kvm/hyp/hyp.h
                                                 1 +
arch/arm64/kvm/hyp/switch.c
                                                 3 +
arch/arm64/kvm/reset.c
                                                 7 +
arch/arm64/kvm/sys_regs.c
include/kvm/arm_pmu.h
                                               570 ++++++++++++++++++++++++++++--
                                               102 +++++
include/uapi/linux/kvm.h
                                                 2 +
virt/kvm/arm/pmu.c
                                               18 files changed, 1456 insertions(+), 69 deletions(-) create mode 100644 Documentation/virtual/kvm/devices/vcpu.txt
create mode 100644 arch/arm64/include/asm/pmu.h
create mode 100644 include/kvm/arm_pmu.h
create mode 100644 virt/kvm/arm/pmu.c
```

2.0.4

Copyright © 2016, Eklektix, Inc.

Comments and public postings are copyrighted by their creators.

Linux is a registered trademark of Linus Torvalds

https://lwn.net/Articles/672339/