Trusted Firmware Deep Dive

Dan Handley
Charles Garcia-Tobin






Agenda

- Architecture overview
- Memory usage
- Code organisation
- Cold boot deep dive
- PSCI deep dive


Example System Architecture



- SMC Calling Convention Interface (<u>ARM DEN 0028A</u>) is gateway to:
 - Runtime EL3 Firmware
 - Trusted OS / TEE services
- Power State Coordination Interface (PSCI) (ARM DEN 0022B.b)
 - Transported by SMC calls
- Also see ARMv8-A Architecture Manual (<u>AR150-DA-70000</u>)




Example System Architecture




- SMC Calling Convention Interface (<u>ARM DEN 0028A</u>) is gateway to:
 - Runtime EL3 Firmware
 - Trusted OS / TEE services
- Power State Coordination Interface (PSCI) (<u>ARM DEN 0022B.b</u>)
 - Transported by SMC calls
- Also see ARMv8-A Architecture Manual (<u>AR150-DA-70000</u>)




ARM Trusted Firmware Architecture



ARM Trusted Firmware Architecture



ARM Trusted Firmware Boot Flow



Current Memory Usage on FVP

Storage

- Secure ROM
 - BL1 code
- Semi-hosting
 - BL1, BL2, BL3₁ and Linux kernel code.
- NOR
 - UEFI code
- Virtio Block
 - Linux file system
 - Intend to use this for BL images instead of semihosting



Current Memory Usage on FVP

Storage

- Secure ROM
 - BL1 code
- Semi-hosting
 - BL1, BL2, BL3₁ and Linux kernel code.
- NOR
 - UEFI code
- Virtio Block
 - Linux file system
 - Intend to use this for BL images instead of semihosting

Execution

- Secure ROM
 - BL1 code
- Secure SRAM
 - BL1 data (bottom)
 - BL2 code & data (top)
 - BL3₁ code & data (middle, above BL1)
- Secure DRAM
 - Hand-off structures between BL images
 - When secure_memory parameter is defined, will need to program TZC to access DRAM
- NOR
 - Early UEFI code
- DRAM
 - UEFI code and data
 - Linux code and data



Code Organisation

- arch Architecture specific code (just AArch64 for now)
- plat Platform specific code (i.e. porting layer)
- bl<X> BL specific code
- common architecture/platform neutral code used by all BLs
- lib library functionality common to all other code
- drivers e.g. CCI, UART, FVP power controller
- include
- docs
- fdts not necessarily the final home for these!
- Conforms to Linux coding standard



COLD BOOT DEEP DIVE



CPU States

- Running. CPU is executing normally
- Idle. States where OS is aware of CPU being idle
 - Execution resumes if new OS thread needs scheduling or interrupt is received
 - Idle Standby. Typically entered via WFI/WFE and exited via wake-up event
 - All caches and memories required for execution remain powered on and coherent
 - All CPU state (context) is preserved
 - Execution resumes from line after WFI/WFE
 - Idle Retention. Similar to standby except cannot access debug registers
 - Idle Power Down. CPU is powered off
 - CPU state at each EL must be saved
 - Execution starts at the reset vector, after which CPU state at each EL must be restored
 - Local caches may be off
- Off. States where the OS is not using the CPU for scheduling
 - Execution starts from the reset vector and no CPU state is restored
 - Enabling a CPU in this state requires a Hotplug



```
reset handler:; .type reset handler, %function
    * Perform any processor specific actions upon
    * reset e.g. cache, tlb invalidations etc.
   bl cpu reset handler
wait for entrypoint:
    * Find the type of reset and jump to handler
    * if present. If the handler is null then it is
    * a cold boot. The primary cpu will set up the
    * platform while the secondaries wait for
    * their turn to be woken up
   bl read mpidr
   bl platform get entrypoint
   cbnz x0, do warm boot
   bl read mpidr
   bl platform_is_primary_cpu
   cbnz x0, do cold boot
    * Perform any platform specific secondary cpu
   bl plat secondary cold boot setup
   b wait for entrypoint
```

```
reset handler:; .type reset handler, %function
    * Perform any processor specific actions upon
    * reset e.g. cache, tlb invalidations etc.
   bl cpu_reset_handler Always do basic CPU init
wait for entrypoint:
    * Find the type of reset and jump to handler
    * if present. If the handler is null then it is
    * a cold boot. The primary cpu will set up the
    * platform while the secondaries wait for
    * their turn to be woken up
   bl read mpidr
   bl platform get entrypoint
   cbnz x0, do warm boot
   bl read mpidr
   bl platform_is_primary_cpu
   cbnz x0, do cold boot
    * Perform any platform specific secondary cpu
   bl plat secondary cold boot setup
      wait for entrypoint
```

```
reset handler:; .type reset handler, %function
                                                        do cold boot:
                                                            * Initialize platform and jump to our c-entry
    * Perform any processor specific actions upon
    * reset e.g. cache, tlb invalidations etc.
                                                            * point for this type of reset
                                                           adr x0, bl1 main
   bl cpu reset handler
                                                           bl platform cold boot init
wait for entrypoint:
                                                               panic
    * Find the type of reset and jump to handler
                                                        do warm boot:
    * if present. If the handler is null then it is
                                                             * Jump to BL31 for all warm boot init.
    * a cold boot. The primary cpu will set up the
    * platform while the secondaries wait for
    * their turn to be woken up
                                 If PSCI provided an entrypoint, then jump to BL3,
   bl read mpidr
   bl platform_get_entrypoint
                                 (either hotplug or resume from idle)
    cbnz x0, do_warm_boot
   bl read mpide
   bl platform is primary cpu
   cbnz x0, do cold boot
    * Perform any platform specific secondary cpu
   bl plat secondary cold boot setup
      wait for entrypoint
```

```
reset handler:; .type reset handler, %function
                                                        do cold boot:
                                                             * Initialize platform and jump to our c-entry
    * Perform any processor specific actions upon
    * reset e.g. cache, tlb invalidations etc.
                                                             * point for this type of reset
                                                            adr x0, bl1 main
   bl cpu reset handler
                                                            bl platform cold boot init
wait for entrypoint:
    * Find the type of reset and jump to handler
                                                        do warm boot:
    * if present. If the handler is null then it is
                                                             * Jump to BL31 for all warm boot init.
    * a cold boot. The primary cpu will set up the
    * platform while the secondaries wait for
    * their turn to be woken up
                                                            blr x0
   bl read mpidr
   bl platform get entrypoint
        x0, _do_warm_boot
   hl read mpidr
                                 If there's no entrypoint and this is the primary CPU,
   bl platform is primary cpu
   cbnz x0, do cold boot
                                 then continue with cold boot
    * Perform any platform specific secondary cpu
   bl plat secondary cold boot setup
      wait for entrypoint
```

```
reset handler:; .type reset handler, %function
    * Perform any processor specific actions upon
    * reset e.g. cache, tlb invalidations etc.
   bl cpu reset handler
wait for entrypoint:
    * Find the type of reset and jump to handler
    * if present. If the handler is null then it is
    * a cold boot. The primary cpu will set up the
    * platform while the secondaries wait for
    * their turn to be woken up
   bl read mpidr
   bl platform get entrypoint
   cbnz x0, do warm boot
   bl read mpidr
   bl platform_is_primary_cpu
   cbnz x0, do cold boot
    * Perform any platform specific secondary cpu
```

```
bl plat_secondary_cold_boot_setup
b wait for entrypoint
```

Otherwise put the secondary CPU in a safe state (e.g. On FVP, power off CPU)



```
platform_cold_boot_init:; .type platform_cold_boot_init, %function
   mov x20, x0
   bl platform mem init
   bl read mpidr
                                                           * Give ourselves a stack allocated in Normal
   mov x19, x0
                                                           * -IS-WBWA memory
                                                           * ______
    * Give ourselves a small coherent stack to
                                                          mov x0, x19
    * ease the pain of initializing the MMU and
                                                          bl platform set stack
    * CCI in assembler
                                                           * Jump to the main function. Returning from it
   bl platform set coherent stack
                                                           * is a terminal error.
   /*
                                                          blr x20
    * Architectural init. can be generic e.g.
    * enabling stack alignment and platform spec-
                                                      cb init panic:
    * ific e.g. MMU & page table setup as per the
                                                          b cb init panic
    * platform memory map. Perform the latter here
    * and the former in bl1 main.
   bl bl1 early platform setup
   bl bl1 plat arch setup
```

```
platform cold boot init:; .type platform_cold_boot_init, %function
   mov v2a va
                          Initialize the secure memory used by BL1
   bl platform mem init
                          (On FVP, just zero out the entrypoint mailboxes)
   mov x19, x0
                                                            * -IS-WBWA memory
    * Give ourselves a small coherent stack to
                                                           mov x0, x19
    * ease the pain of initializing the MMU and
                                                           bl platform set stack
    * CCI in assembler
                                                            * Jump to the main function. Returning from it
   bl platform set coherent stack
                                                            * is a terminal error.
   /*
                                                           blr x20
    * Architectural init. can be generic e.g.
    * enabling stack alignment and platform spec-
                                                       cb init panic:
    * ific e.g. MMU & page table setup as per the
                                                           b cb init panic
    * platform memory map. Perform the latter here
    * and the former in bl1 main.
   bl bl1 early platform setup
   bl bl1 plat arch setup
```

```
platform_cold_boot_init:; .type platform_cold_boot_init, %function
   mov x20, x0
   bl platform mem init
   bl read mpidr
                                                            * Give ourselves a stack allocated in Normal
   mov x19, x0
                                                            * -IS-WBWA memory
                                                            * ______
    * Give ourselves a small coherent stack to
                                                           mov x0, x19
    * ease the pain of initializing the MMU and
                                                           bl platform set stack
    * CCI in assembler
                                      Create a small stack in "always uncached" memory
                                                                                                   it
   bl platform set coherent stack
                                      to allow "C" code execution as soon as possible
                                                           blr x20
    * Architectural init. can be generic e.g.
    * enabling stack alignment and platform spec-
                                                       cb init panic:
    * ific e.g. MMU & page table setup as per the
                                                           b cb init panic
    * platform memory map. Perform the latter here
    * and the former in bl1 main.
   bl bl1 early platform setup
   bl bl1 plat arch setup
```

```
platform_cold_boot_init:; .type platform_cold_boot_init, %function
   mov x20, x0
   bl platform mem init
   bl read mpidr
                                                          * Give ourselves a stack allocated in Normal
   mov x19, x0
                                                          * -IS-WBWA memory
                                                          * ______
    * Give ourselves a small coherent stack to
                                                         mov x0, x19
    * ease the pain of initializing the MMU and
                                                         bl platform set stack
    * CCI in assembler
                                                          * Jump to the main function. Returning from it
   bl platform set coherent stack
                                                          * is a terminal error.
   /*
                                                         blr x20
    * Architectural init. can be generic e.g.
    * enabling stack alignment and platform spec-
                                                      cb init panic:
    * ific e.g. MMU & page table setup as per the
                                                         b cb init panic
    * platform memory map. Perform the latter here
     and the former in bl1 main.
                                 "early" means "before MMU is enabled"
   bl bl1 early platform setup
                                 In this case, just calculate extents of memory
   bl bil plac arch secup
```

```
platform_cold_boot_init:; .type platform_cold_boot_init, %function
   mov x20, x0
   bl platform mem init
   bl read mpidr
                                                           * Give ourselves a stack allocated in Normal
   mov x19, x0
                                                           * -IS-WBWA memory
                                                            * ______
    * Give ourselves a small coherent stack to
                                                          mov x0, x19
    * ease the pain of initializing the MMU and
                                                          bl platform set stack
    * CCI in assembler
                                                           * Jump to the main function. Returning from it
   bl platform set coherent stack
                                                           * is a terminal error.
   /*
                                                          blr x20
    * Architectural init. can be generic e.g.
    * enabling stack alignment and platform spec-
                                                       cb init panic:
    * ific e.g. MMU & page table setup as per the
                                                          b cb init panic
    * platform memory map. Perform the latter here
    * and the former in bl1 main.
  bl bl1_early_platform_setup

bl bl1_plat_arch_setup

Now create simple page tables and enable MMU / caches
```

```
platform_cold_boot_init:; .type platform_cold_boot_init, %function
   mov x20, x0
   bl platform mem init
   bl read mpidr
                                                          * Give ourselves a stack allocated in Normal
   mov x19, x0
                                                          * -IS-WBWA memory
                                                          * ______
    * Give ourselves a small coherent stack to
                                                         mov x0 x10
    * ease the pain of initializing the MMU and
                                                         bl platform set stack
    * CCI in assembler
                                                 Create a stack in normal memory urning from it
   bl platform set coherent stack
                                                          * is a terminal error.
   /*
                                                         blr x20
    * Architectural init. can be generic e.g.
    * enabling stack alignment and platform spec-
                                                     cb init panic:
    * ific e.g. MMU & page table setup as per the
                                                         b cb init panic
    * platform memory map. Perform the latter here
    * and the former in bl1 main.
   bl bl1 early platform setup
   bl bl1 plat arch setup
```

```
platform_cold_boot_init:; .type platform_cold_boot_init, %function
   mov x20, x0
   bl platform mem init
   bl read mpidr
                                                           * Give ourselves a stack allocated in Normal
   mov x19, x0
                                                           * -IS-WBWA memory
                                                           * ______
    * Give ourselves a small coherent stack to
                                                          mov x0, x19
    * ease the pain of initializing the MMU and
                                                          bl platform set stack
    * CCI in assembler
                                                           * Jump to the main function. Returning from it
   bl platform set coherent stack
                                                           * is a terminal error.
   /* ______
                                                                  Branch to main "C" function,
    * Architectural init. can be generic e.g.
                                                                     bl1 main()
    * enabling stack alignment and platform spec-
                                                      cb init panic:
    * ific e.g. MMU & page table setup as per the
                                                          b cb init panic
    * platform memory map. Perform the latter here
    * and the former in bl1 main.
   bl bl1 early platform setup
   bl bl1 plat arch setup
```

./bl1/bl1 main.c

```
void bl1 main(void)
    unsigned long sctlr el3 = read sctlr();
    unsigned long bl2 base;
    unsigned int load type = TOP LOAD, spsr;
    meminfo bl1 tzram layout, *bl2 tzram layout = 0x0;
    /* Perform remaining generic architectural setup from EL3 */
    bl1 arch setup();
    /* Perform platform setup in BL1. */
    bl1 platform setup();
     * Find out how much free trusted ram remains after BL1 load
     * & load the BL2 image at its top
    bl1 tzram layout = bl1 get sec mem layout();
    bl2 base = load image(&bl1 tzram layout,
                  (const char *) BL2 IMAGE NAME,
                  load type, BL2 BASE);
    if (bl2 base) {
        bl1 arch next el setup();
        spsr = make_spsr(MODE_EL1, MODE_SP_ELX, MODE_RW_64);
        printf("Booting trusted firmware boot loader stage 2\n\r");
        run image(bl2 base, spsr, SECURE, bl2 tzram layout, 0);
    printf("Failed to load boot loader stage 2 (BL2) firmware.\n\r");
    return;
```

./bl1/bl1_main.c

```
void bl1 main(void)
   unsigned long sctlr_el3 = read_sctlr();
   unsigned long bl2 base;
   unsigned int load type = TOP LOAD, spsr;
   meminfo bl1 tzram layout, *bl2 tzram layout = 0x0;
      Perform remaining general archidered architectural / platform setup now we are
   bl1 arch setup();
                                   executing in normal memory with MMU / caches enabled
    /* Perform platform setup in Bl
                                   E.g. control registers, generic timer, CCI snoops, console, ...
   bl1 platform setup();
    * Find out how much free trusted ram remains after BL1 load
    * & load the BL2 image at its top
   bl1 tzram layout = bl1 get sec mem layout();
   bl2 base = load image(&bl1 tzram layout,
                 (const char *) BL2 IMAGE NAME,
                 load type, BL2 BASE);
   if (bl2 base) {
       bl1 arch next el setup();
       spsr = make_spsr(MODE_EL1, MODE_SP_ELX, MODE_RW_64);
       printf("Booting trusted firmware boot loader stage 2\n\r");
       run image(bl2 base, spsr, SECURE, bl2 tzram layout, 0);
   printf("Failed to load boot loader stage 2 (BL2) firmware.\n\r");
   return;
```

./bl1/bl1_main.c

```
void bl1_main(void)
    unsigned long sctlr el3 = read sctlr();
    unsigned long bl2 base;
    unsigned int load type = TOP LOAD, spsr;
    meminfo bl1 tzram layout, *bl2 tzram layout = 0x0;
    /* Perform remaining generic architectural setup from EL3 */
    bl1 arch setup();
    /* Perform platform setup in BL1. */
    bl1_platform setup();
     * Find out how much free trusted ram remains after BL1 load
     * & load the BL2 image at its top
    bl1 tzram layout = bl1 get sec mem layout();
    bl2 base = load image(&bl1 tzram layout,
                  (const char *) BL2 IMAGE NAME,
                  load type, BL2 BASE);
    if (bl2 base) {
        bl1 arch next el setup();
        spsr = make_spsr(MODE_EL1, MODE_SP_ELX, MODE_RW_64);
        printf("Booting trusted firmware boot loader stage 2\n\r'
        run image(bl2 base, spsr, SECURE, bl2 tzram layout,
    printf("Failed to load boot loader stage 2 (BL2) firmware.\n\r");
    return;
```

Calculate where to load BL2, load it, then run it

BL2 and BL3₁

- Entrypoints are similar to BL1's platform_cold_boot_init()
 - Create a small stack in coherent / always uncached memory)
 - Early platform setup (e.g. unpack image hand-off information)
 - Platform-specific architectural setup (e.g. enable MMU / caches)
 - Create a stack in normal memory
 - Branch to main "C" function for remaining platform / arch setup
- BL2 loads BL3_{<X>} images similarly to how BL1 loads BL2
- BL2 passes information about BL3₃ (e.g. UEFI) to BL3₁, before running BL3₁
 - Means that BL3₁ can jump to BL3₃ without going back to BL2.
 - Has to go via BL1 SMC handler to jump from Secure EL1 to EL3
 - See SynchronousExceptionA64 in ./bl1/aarch64/early_exceptions.S



BL3₁ Initialization

- Can override any BL1 initialization
 - Reinitializes exception vectors, MMU, control registers, etc ...
- Installs runtime SMC handler
- Initializes platform for normal world software
 - Initializes GIC, runtime services (e.g. PSCI)
- Returns from exception into normal world boot loader, BL3₃
 (e.g UEFI)

PSCI DEEP DIVE



PSCI Status

 Work in progress. Key functions for boot and hotplug are functional. Idle is next on the radar

PSCI Function	Implementation Status
PSCI_VERSION	OK
CPU_ON	OK
CPU_SUSPEND	NOK (code present not ready)
CPU_OFF	OK
AFFINTY_INFO	OK
MIGRATE	Not present
MIGRATE_INFO_TYPE	Not present
SYSTEM_OFF	Not present
SYSTEM_RESET	Not present

- PSCI needs to build a map of system topology
 - How many clusters, cores per cluster etc
 - Used for last man tracking
- Topology information is provided by the platform using the following functions:

```
plat_get_max_afflvl()
    Returns highest affinity level implemented by the
    platform
```

e.g. For FVP models:

```
int plat_get_max_afflvl()
{
    return MPIDR_AFFLVL1;
}
```

plat_get_aff_count(aff_lvl, mpidr)

Given an MPIDR and a level of affinity return how many instances are implemented at that affinity level

For example consider 2x3 system: 2 clusters, 2 cores in cluster 0, and 3 in cluster 1

mpidr	aff_lvl	Return Value
0000 (Cluster 0, Core 0) 0001 (Cluster 0, Core 1)	0	2 (two affinity level 0 instances, or cores, in cluster 0)
	1	2 (There are two affinity level 1 instances or clusters in the system)
0100 (Cluster 1, Core 0) 0101 (Cluster 1, Core 1)	0	3 (three affinity level 0 instances, or cores, in cluster 1)
	1	2 (There are two affinity level 1 instances or clusters in the system)

```
plat_get_aff_state(aff_lvl, mpidr)
```

- Returns whether an affinity instance is present or absent
- You can use it to deal with hierarchies that are asymmetric
 - For example a cluster and a single core sharing an interconnect
 - Saves on having to take locks for affinity levels that don't exist



FVP topology

 FVP model sets up topology information as part of cold boot path (called from primary CPU)

```
bl31_entrypoint

bl31_main

bl31_platform_setup

plat/fvp/bl31_plat_setup.c

plat_fvp/Fvp_topology.c

runtime_svc_init

psci_setup

Bl31/AArch64/bl31_entrypoint.s

Plat/fvp/bl31_plat_setup.c

Plat/fvp/Fvp_topology.c

Bl31/bl31_main.c
```

- plat_setup_topology() sets up necessary data to allow the following to work
 - plat_get_max_aff_lvl(),
 plat_get_aff_count(),plat_get_aff_state()
- BL3₁ then moves on to set up PSCI



PSCI Deep Dive

- After cold boot path calls plat_setup_topology(), it calls psci_setup()
- This functions create a topology map for the system based on the platform specific functions
- Map is an array of aff map node pointers

(bakery_lock will be replaced with a more abstract lock API)
See psci_setup.c/psci_common.c/psci_private.h



PSCI Topology

- psci_aff_map holds topology tree (array of aff_map_node (s))
 - Held in device ordered memory
- Array is populated in a breadth first way

Aff 3 entities	Aff 1 entities	Aff 0 entities
----------------	----------------	----------------

e.g. for a 2x2 system

Cluster 0 Cluster 1 CPU 0.0 CPU 0.1 CPU 1.0 CPU 1.
--

- Additional affinity information arrays:
 - psci_aff_limits: indices to start and end of each affinty level in topology tree
 - psci_ns_entry_info: array of ns_entry_info. Structure to hold entry information into EL[2|1] for CPU_ON/CPU_SUSPEND
 - psci_secure_context: array of secure_context. Structure to hold secure context information that needs saving when powering down



PSCI Topology

- psci_setup_up completes by:
 - Initialising the state of the primary CPU (and containing higher affinity levels, e.g cluster) to PSCI_STATE_ON
 - All others default to PSCI_STATE_OFF
 - Calls into platform to set up platform specific PSCI operations

```
plat\fvp\Fvp pm.c
int platform setup pm(plat pm ops **plat ops)
      *plat ops = &fvp plat pm ops;
      return 0;
static plat pm ops fvp plat pm ops = {
  0,
                           // standby (not used in FVP)
  fvp affinst on,
                      // cpu on will come here
  fvp affinst off,
                // cpu off will come here
  fvp affinst suspend,
                          // cpu suspend
  fvp affinst on finish, // called on wake up path of cpu being turned on
  };
```

_psci_cpu_off

```
psci cpu off:
     func prologue
     sub sp, sp, \#0x10
     stp x19, x20, [sp, #0]
    mov x19, sp
    bl read mpidr
    bl platform set coherent stack << Switch stack
    bl psci cpu off
    mov x1, #PSCI E SUCCESS
    cmp x0, x1
    b.eq final wfi
    mov sp, x19
     1dp  x19, x20, [sp, #0]
     add sp, sp, \#0x10
     func epilogue
     ret
```

__psci_cpu_off

```
psci cpu off:
    func prologue
    sub sp, sp, \#0x10
    stp x19, x20, [sp, #0]
    mov x19, sp
    bl read mpidr
    bl platform set coherent stack
    bl psci cpu off << do work of switching off
    mov x1, #PSCI E SUCCESS
    cmp x0, x1
    b.eq final wfi
    mov sp, x19
    1dp  x19, x20, [sp, #0]
    add sp, sp, \#0x10
    func epilogue
    ret
```

psci_cpu_off

common/psci/psci_main.c

```
int psci cpu off(void)
        int target afflvl = get max afflvl();
        mpidr = read mpidr();
        /*
         * Traverse from the highest to the lowest affinity level. When the
         * lowest affinity level is hit, all the locks are acquired. State
         * management is done immediately followed by cpu, cluster ...
         * ..target afflyl specific actions as this function unwinds back.
         * /
        rc = psci afflvl off(mpidr, target afflvl, MPIDR AFFLVL0);
        if (rc != PSCI E SUCCESS) {
                assert (rc == PSCI E DENIED);
        }
        return rc;
```

psci_afflvl_off - FVP success

```
Take Cluster Node Lock
                                                                       Affinity Level 1/Cluster
Not at AffinityLevel0 so recurse down a level
    Take CPU Node Lock
                                                                          Affinity Level 0/CPU
    cpustate = CPU OFF
    if last man cluster state = OFF
    psci afflvl0 off(...)
                                                            //bl31/common/psci_afflvl_off.c
        flush PoU
        fvp affinst off(...,AffLevel0,...)
                                                            //plat/fvp/Fvp pm.c
            take core out of coherency
            prevent IRQ spurious wakeups
            power power controller
    Release CPU Node Lock
psci afflvl1 off(...)
                                                            //bl31/common/psci afflyl off.c
    if cluster state == OFF
        flush to PoC
         fvp affinst off(..., AffLevel1,...) //plat/fvp/Fvp pm.c
            disable cci
            power power controller
Release Cluster Node Lock
                                                                       Affinity Level 1/Cluster
```

psci_afflvl_off

common/psci/psci_aff_lvl_off.c

```
int psci afflvl off(unsigned long mpidr, int
                 cur afflvl, int tgt afflvl)
    bakery_lock_get(mpidr, &aff_node->lock);
    /* Keep the old state and the next one handy */
    prev state = psci get state(aff node->state);
    next state = PSCI_STATE_OFF;
    /*
     * We start from the highest affinity level
     * and work our way
     * downwards to the lowest i.e. MPIDR AFFLVLO.
    if (aff node->level == tgt afflvl)
        psci change state (mpidr,
                   tgt afflvl,
                   get max afflvl(),
                   next state);
      else {
        rc = psci afflvl off(mpidr, level - 1,
```

```
tgt_afflvl);
        if (rc != PSCI E SUCCESS) {
             psci set state(aff node->state,
prev state);
             goto exit;
    rc = psci afflvl off handlers[level] (mpidr,
aff node);
    if (rc != PSCI E SUCCESS) {
        psci set state(aff node->state, prev state);
         goto exit;
exit:
    bakery_lock_release(mpidr, &aff node->lock);
```

When we get to CPU
Level (Aff0) we set state.
This also sets higher
affinity level states if last
man

psci_afflvl_off

common/psci/psci_aff_lvl_off.c

```
int psci afflvl off(unsigned long mpidr,int
                 cur afflvl, int tgt_afflvl)
    bakery_lock_get(mpidr, &aff_node->lock);
    /* Keep the old state and the next one handy */
    prev state = psci get state(aff node->state);
    next state = PSCI STATE OFF;
    /*
     * We start from the highest affinity level
     * and work our way
     * downwards to the lowest i.e. MPIDR AFFLVLO.
    if (aff node->level == tgt afflvl) {
        psci change state (mpidr,
                   tgt afflvl,
                   get max afflvl(),
                   next_state);
    } else {
        rc = psci afflvl off(mpidr, level - 1,
```

```
tgt_afflvl);
        if (rc != PSCI E SUCCESS) {
             psci set state(aff node->state,
prev state);
             goto exit;
                             Handlers do actual
                             powering down
    rc = psci_afflvl off handlers[level] (mpidr,
aff node);
    if (rc != PSCI E SUCCESS)
        psci set state(aff node->state, prev state);
        goto exit;
exit:
    bakery lock release (mpidr, &aff node->lock);
    return rc;
```

_psci_cpu_off

```
psci cpu off:
     func prologue
     sub sp, sp, \#0x10
     stp x19, x20, [sp, #0]
    mov x19, sp
    bl read mpidr
    bl platform set coherent stack
    bl psci cpu off
    mov x1, #PSCI E SUCCESS
     cmp x0, x1
    b.eq final wfi << all OK final WFI</pre>
     mov sp, x19
     1dp  x19, x20, [sp, #0]
     add sp, sp, \#0x10
     func epilogue
     ret
```

_psci_cpu_off

```
psci cpu off:
     func prologue
     sub sp, sp, \#0x10
     stp x19, x20, [sp, #0]
    mov x19, sp
    bl read mpidr
    bl platform set coherent stack
    bl psci cpu off
    mov x1, #PSCI E SUCCESS
    cmp x0, x1
    b.eq final wfi
    mov sp, x19 << else switch stack back and return
     1dp  x19, x20, [sp, #0]
     add sp, sp, \#0x10
     func epilogue
     ret
```

psci_cpu_on

common/psci/psci_main.c

```
int psci cpu on (unsigned long target cpu, unsigned long entrypoint,
           unsigned long context id)
     int rc;
     unsigned int start afflvl, target afflvl;
      /* Determine if the cpu exists of not */
                                                                Basic error checking
     rc = psci validate mpidr(target cpu, MPIDR AFFLVL0);
     if (rc != PSCI E SUCCESS)
           goto exit;
      start afflvl = get max afflvl();
     target afflvl = MPIDR AFFLVL0;
     rc = psci afflvl on(target cpu,
                                                                Heavy lifting
                     entrypoint,
                     context id,
                     start afflvl,
                     target afflvl);
exit:
     return rc;
```

psci_afflvl_on - FVP success

Take Cluster Node Lock	Affinity Level 1/Cluster	
Take CPU Node Lock	Affinity Level 0/CPU	
	Affinity Level 1/Cluster	
psci_afflvl1_on()	//bl31/common/psci_afflvl_on.c	
<pre>fvp_affinst_on(,AffLevel1,)</pre>	//plat/fvp/Fvp_pm.c	
basic validation		
psci_afflvl0_on()	//bl31/common/psci_afflvl_on.c	
store ns_entry_point and context_id (passed from by OSPM)		
<pre>fvp_affinst_on(,AffLevel0,)</pre>	//plat/fvp/Fvp_pm.c	
Wait for any pending off to complete (CPU that you are turning ON,		
could have been turning itself OFF)		
Set up a mailbox so booting core takes warm boot path		
program power controller	Affinity Level 0/CPU	

Change CPU Node state to ON_PENDING	Affinity Level 0/CPU
Change Cluster Node state to ON_PENDING	Affinity Level 1/Cluster
Release CPU Node Lock	Affinity Level 0/CPU
Release Cluster Node Lock	Affinity Level 1/Cluster



psci_afflvl_on

common/psci/psci_aff_lvl_on.c

Lock

```
for (level = current_afflvl;
  level >= target_afflvl; level--) {
  aff_node = psci_get_aff_map_node...
  if (aff_node)
     bakery_lock_get(mpidr, &aff_node->lock);
```

Call each level's on handler

Set Hierarchy to ON_PENDING

exit:

Unlock

fvp_affinst_on

plat/fvp/Fvp_pm.c

Ensure entry point is valid

```
if (ns_entrypoint < DRAM_BASE) {
    rc = PSCI_E_INVALID_PARAMS;
    goto exit;
}</pre>
```

```
if (afflvl != MPIDR_AFFLVL0)
    goto exit;
```

Deal with potential race with CPU_OFF

```
/*
 * Ensure that we do not cancel an inflight
 * power off request
 * for the target cpu. That would leave
 * it in a zombie wfi...
 */
do {
    psysr = fvp_pwrc_read_psysr(mpidr);
} while (psysr & PSYSR_AFF_L0);
```

Set up warm boot

Program power controller

```
fvp_pwrc_write_pponr(mpidr);
```



./bl1/aarch64/bl1_entrypoint.S

```
reset handler:; .type reset handler, %function
                                                        do cold boot:
                                                             * Initialize platform and jump to our c-entry
     * Perform any processor specific actions upon
    * reset e.g. cache, tlb invalidations etc.
                                                             * point for this type of reset
                                                            adr x0, bl1 main
   bl cpu reset handler
                                                            bl platform cold boot init
wait for entrypoint:
                                                               panic
     * Find the type of reset and jump to handler
                                                        do warm boot:
     * if present. If the handler is null then it is
                                                             * Jump to BL31 for all warm boot init.
     * a cold boot. The primary cpu will set up the
     * platform while the secondaries wait for
     * their turn to be woken up
                                 If PSCI provided an entrypoint, then jump to BL3<sub>1</sub>
   bl read mpidr
   bl platform get entrypoint
                                 (either hotplug or resume from idle)
    chnz x0, do warm boot
   bl read mpidr
   bl platform is primary cpu
   cbnz x0, do cold boot
     * Perform any platform specific secondary cpu
   bl plat secondary cold boot setup
      wait for entrypoint
```

common/psci/psci_entry.S

```
* This cpu has been physically powered up. Depending
    * upon whether it was resumed from suspend or simply
     * turned on, call the common power on finisher with
    * the handlers (chosen depending upon original state).
    * For ease, the finisher is called with coherent
    * stacks. This allows the cluster/cpu finishers to
    * enter coherency and enable the mmu without running
     * into issues. We switch back to normal stacks once
     * all this is done.
psci aff_on_finish_entry:
    adr x23, psci_afflvl_on_finishers
    b psci aff common finish entry
psci aff suspend finish entry:
    adr x23, psci afflvl suspend finishers
psci aff common finish entry:
    adr x22, psci afflvl power on finish
    bl read mpidr
    mov x19, x0
    bl platform set coherent stack
     * Call the finishers starting from affinity
     * level 0.
    bl get_max_afflvl
    mov x3, x23
    mov x2, x0
    mov x0, x19
    mov x1, #MPIDR AFFLVL0
```

```
Give ourselves a stack allocated in Normal
    * -IS-WBWA memory
   mov x0, x19
   bl platform set stack
    * Restore the context id. value
   mov x0, x21
     Jump back to the non-secure world assuming
    * that the elr and spsr setup has been done
    * by the finishers
   eret
panic:
     panic
              Jump into OSPM entry point
```

Call psci_afflvl_power_on_finish on coherent stacks



blr x22 mov x21, x0

psci_afflvl_power_on_finish

```
Take CPU Node Lock
                                    //bl31/common/psci common.c
                                    //bl31/common/psci afflyl on.c
psci afflvl0 on finish(...)
       fvp affinst on finish(..., AffLevel0,...) //plat/fvp/Fvp pm.c
            turn on intra cluster coherency
            zero out mailbox, enable GIC, enable access to system counter
     install exception handlers, enable mmu and caching,
                                                      EL3 setup
     psci get ns entry info() //bl31/common/psci_common.c
            set up return non-secure Exception Level
                                                                               Affinity Level 0/CPU
     Take Cluster Node Lock
     psci afflvl1 on finish(...) //bl31/common/psci_afflvl_on.c
            fvp affinst on finish(...,AffLevel1,...) //plat/fvp/Fvp_pm.c
                  enable CCI
                                                                            Affinity Level 1/Cluster
      update CPU Node State to ON
                                                                               Affinity Level 0/CPU
      update cluster Node State to ON
                                                                            Affinity Level 1/Cluster
                                                                            Affinity Level 1/Cluster
      Release Cluster Node Lock
```

Affinity Level 0/CPU

Release CPU Node Lock

Further reading...

GitHub

https://github.com/ARM-software/arm-trusted-firmware

Usage Guide

https://github.com/ARM-software/arm-trusted-firmware/blob/master/docs/user-guide.md

Porting Guide

https://github.com/ARM-software/arm-trusted-firmware/blob/master/docs/porting-guide.md

SMC Calling Convention

http://infocenter.arm.com/help/topic/com.arm.doc.den0028a/index.html

PSCI spec

http://infocenter.arm.com/help/topic/com.arm.doc.den0022b/index.html

ARMv8 ARM

http://infocenter.arm.com/help/topic/com.arm.doc.ddi0487a.a_errata1/index.html

