# ECE 375 Computer Organization and Assembly Language Programming Winter 2013 Solutions Set #3

The following questions are based on the enhanced AVR datapath (see Figures 8.24 and 8.26 in the text). The microoperation for the Fetch cycle is shown below.

| Stage | Micro-operations  |
|-------|---|
| IF    | $IR \leftarrow M[PC], PC \leftarrow PC + 1, NPC \leftarrow PC + 1, RAR \leftarrow PC + 1$ |

# [25 pts]

- 1- Consider the implementation of the CPI Rd, K (Compare Register with Immediate) instruction on the enhanced AVR datapath.
  - (a) List and explain the sequence of microoperations required to implement CPI Rd, K.
  - (b) List and explain the control signals and the Register Address Logic (RAL) output for the CPI Rd, K instruction.

Note that this instruction takes one execute cycle (EX). Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

# **Solution:**

(a)

EX: Rd - K

(b)

| Control | TE   | CPI  |
|---------|------|------|
| Signals | IF   | EX   |
| MJ      | 00   | XX   |
| MK      | 0    | X    |
| ML      | 0    | X    |
| IR_en   | 1    | X    |
| PC_en   | 1    | 0    |
| PCh_en  | 0    | 0    |
| PCl_en  | 0    | 0    |
| NPC_en  | 1    | X    |
| SP_en   | 0    | 0    |
| DEMUX   | X    | X    |
| MA      | X    | 0    |
| MB      | X    | X    |
| ALU_f   | XXXX | 0010 |
| MC      | XX   | XX   |
| RF_wA   | 0    | 0    |
| RF_wB   | 0    | 0    |
| MD      | X    | X    |
| ME      | X    | X    |
| DM_r    | X    | X    |
| DM_w    | 0    | 0    |
| MF      | X    | X    |
| MG      | XX   | XX   |
| Adder_f | XX   | XX   |
| MH      | X    | X    |
| MI      | X    | X    |

| RAL    | CPI |  |
|--------|-----|--|
| Output | EX  |  |
| wA     | X   |  |
| wB     | X   |  |
| rA     | rd  |  |
| rB     | X   |  |

## EX1:

The content of Rd is read from the Register File by providing Rd to rA. The immediate value K is routed to input-B of the ALU by setting MA to 0. Then, subtraction is performed but nothing is written back to the register file. The condition flags, N, Z, V, C, etc. will be set based on the outcome of the subtract operation. All other control signals can be "don't cares" except DM\_w, SP\_en, and PC\_en, which all need to be set to 0's to prevent Data Memory, SP register, and PC register from being overwritten. Note that IR\_en can be "don't care" since this is the last execute cycle and IR register will be overwritten in the Fetch (i.e., next) cycle.

## [25 pts]

- 2- Consider the implementation of the ST -X, Rr (Store Indirect and Pre-Decrement) instruction on the enhanced AVR datapath.
  - (a) List and explain the sequence of microoperations required to implement ST -X, Rr.
  - (b) List and explain the control signals and the Register Address Logic (RAL) output for the ST -X, Rr instruction.

Note that this instruction takes two execute cycles (EX1 and EX2). Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

## **Solution:**

(a)

EX1: DMAR  $\leftarrow$  Xh:XL - 1, Xh:Xl  $\leftarrow$  Xh:Xl - 1

EX2:  $M[DMAR] \leftarrow Rr$ 

(b)

| Control | ID   | ST -X, Rr |      |
|---------|------|-----------|------|
| Signals | IF   | EX1       | EX2  |
| MJ      | 00   | XX        | XX   |
| MK      | 0    | X         | X    |
| ML      | 0    | X         | X    |
| IR_en   | 1    | 0         | X    |
| PC_en   | 1    | 0         | 0    |
| PCh_en  | 0    | 0         | 0    |
| PCl_en  | 0    | 0         | 0    |
| NPC_en  | 1    | X         | X    |
| SP_en   | 0    | 0         | 0    |
| DEMUX   | X    | X         | X    |
| MA      | X    | X         | X    |
| MB      | X    | X         | X    |
| ALU_f   | XXXX | XXXX      | XXXX |
| MC      | XX   | 01        | XX   |
| RF_wA   | 0    | 1         | 0    |
| RF_wB   | 0    | 1         | 0    |
| MD      | X    | X         | 1    |
| ME      | X    | X         | 1    |
| DM_r    | X    | X         | 0    |
| DM_w    | 0    | 0         | 1    |
| MF      | X    | X         | X    |
| MG      | XX   | 10        | XX   |
| Adder_f | XX   | 10        | XX   |
| MH      | X    | 1         | X    |
| MI      | X    | X         | X    |

| RAL    | ST -X | K, Rr |
|--------|-------|-------|
| Output | EX1   | EX2   |
| wA     | X     | X     |
| wB     | X     | X     |
| rA     | Xh    | X     |
| rB     | X1    | Rd    |

#### EX1:

The contents of Xh and Xl are read from the Register File by providing Xh and Xl to rA and rB, respectively. Xh:Xl (or X) is routed to input-A of the Address Adder by setting MG to 10 and decrementing by 1. X-1 is routed through input-1 of MUXH by setting MH to 1, and latched onto DMAR as well as written to the Register file by setting both

RF\_wA and RF\_wB to 1's. All other control signals can be don't cares except IR\_en, DM\_w, PC\_en, and SP\_en, which needs to be set to 0 to prevent IR register, Data Memory, PC register, and SP register, respectively, from being overwritten.

#### EX2:

The address in DMAR is routed through MUXE by setting ME to 1 to provide address for the Data Memory. At the same time, the content of Rr is read from the register file by providing Rr to rB (note that Rr is the same as Rd for stores). Then, Rr is written to the Data Memory by setting DM\_w to 1. All other control signals can be don't cares except PC\_en and SP\_en, which need to be set to 0 to prevent PC register and SP register, respectively, from being overwritten. Note that IR\_en can be "don't care" since this is the last execute cycle and IR register will be overwritten in the fetch (i.e., next) cycle.

## [25 pts]

- 3- Consider the implementation of the ICALL (Indirect Call to Subroutine) instruction on the enhanced AVR datapath shown below. ICALL is similar to the RCALL (Relative Call to Subroutine) instruction, except that the Z register points to the target address.
  - (a) List and explain the sequence of microoperations required to implement ICALL.
  - (b) List and explain the control signals and the Register Address Logic (RAL) output for the ICALL instruction Note that this instruction takes two execute cycles (EX1 and EX2). Control signals for the Fetch cycle are given below. Clearly explain your reasoning

#### Solution:

(a)

EX1:  $M[SP] \leftarrow RAR1, SP \leftarrow SP - 1$ 

EX2:  $M[SP] \leftarrow RARh, SP \leftarrow SP - 1, PC \leftarrow Z$ 

(b)

| Control | II   | ICALL |      |
|---------|------|-------|------|
| Signals | IF   | EX1   | EX2  |
| MJ      | 00   | XX    | 11   |
| MK      | 0    | Х     | Х    |
| ML      | 0    | X     | X    |
| IR_en   | 1    | 0     | X    |
| PC_en   | 1    | X     | 1    |
| PCh_en  | 0    | 0     | 0    |
| PCl_en  | 0    | 0     | 0    |
| NPC_en  | 1    | 0     | X    |
| SP_en   | 0    | 1     | 1    |
| DEMUX   | X    | X     | X    |
| MA      | X    | X     | X    |
| MB      | X    | X     | X    |
| ALU_f   | XXXX | XXXX  | XXXX |
| MC      | XX   | XX    | XX   |
| RF_wA   | 0    | 0     | 0    |
| RF_wB   | 0    | 0     | 0    |
| MD      | X    | 0     | 0    |
| ME      | X    | 0     | 0    |
| DM_r    | X    | 0     | 0    |
| $DM_w$  | 0    | 1     | 1    |
| MF      | X    | X     | X    |
| MG      | XX   | 00    | 00   |
| Adder_f | XX   | 10    | 10   |
| MH      | X    | X     | 0    |
| MI      | X    | 0     | 1    |

| RAL    | ICALL |     |  |
|--------|-------|-----|--|
| Output | EX1   | EX2 |  |
| wA     | X     | X   |  |
| wB     | X     | X   |  |
| rA     | X     | Zh  |  |
| rB     | X     | Zl  |  |

## EX1:

SP provides the address for the Data Memory by setting ME to 0, and then RARl is selected by setting MI to 0 and written to the Data Memory by setting MD to 0 and DM\_w to 1. At the same, time, SP is decremented using the Address Adder by setting Adder\_f to 10 and latched on to the SP by setting SP\_en to 1. All other control signals can be "don't cares" except IR\_en and SP\_en, which needs to be set to 0 to prevent IR register and SP register, respectively, from being overwritten. Note that PC en can be don't care since PC will be overwritten in EX1.

## EX2:

SP provides the address for the Data Memory by setting ME to 0, and then RARh is selected by setting MI to 1 and written to the Data Memory by setting MD to 0 and DM\_w to 1. SP is also decremented by the Address Adder by setting Adder\_f to 10 and latched on to the SP by setting SP\_en to 1. At the same time, Zh and Zl is read from the Register File and concatenated to form Z. Then, Z is routed to and latched onto the PC by setting MH to 0, MJ to 11, and PC\_en to 1. All other control signals can be don't cares. Note that IR\_en can be "don't care" since this is the last execute cycle and IR register will be overwritten in the fetch (i.e., next) cycle. Also note that NPC\_en can be "don't care" because the content of RAR (as well as NPC) will not change until the end of the cycle.

# [25 pts]

- 4- Consider the multi-cycle implementation of the RET (Return from subroutine) instruction on the enhanced AVR datapath.
  - (a) List the sequence of microoperations required to implement RET.
  - (b) List and explain the control signals and the Register Address Logic (RAL) output for the RET instruction. Note that this instruction takes three execute cycles (EX1, EX2, and EX3). The Fetch cycle is shown below.

| Stage | Micro-operations  |
|-------|---|
| IF    | $IR \leftarrow M[PC], PC \leftarrow PC + 1, NPC \leftarrow PC + 1, RAR \leftarrow PC + 1$ |

# **Solution:**

(a)

EX1:  $SP \leftarrow SP + 1$ 

EX2:  $PCh \leftarrow M[SP], SP \leftarrow SP + 1$ 

EX3:  $PCl \leftarrow M[SP]$ 

(b)

| Control | IF | RET |     |     |
|---------|----|-----|-----|-----|
| Signals | IF | EX1 | EX2 | EX3 |
| MJ      | 00 | XX  | XX  | XX  |
| MK      | 0  | X   | X   | X   |
| ML      | 0  | X   | X   | X   |
| IR_en   | 1  | 0   | 0   | X   |
| PC_en   | 1  | 0   | 0   | 0   |
| PCh_en  | 0  | 0   | 1   | 0   |
| PCl_en  | 0  | 0   | 0   | 1   |
| NPC_en  | 1  | X   | X   | X   |
| SP_en   | 0  | 1   | 1   | 0   |
| DEMUX   | X  | X   | 1   | 0   |
| MA      | X  | X   | X   | X   |
| MB      | X  | X   | X   | X   |

| ALU_f   | XXXX | XXXX | XXXX | XXXX |
|---------|------|------|------|------|
| MC      | X    | X    | X    | X    |
| RF_wA   | 0    | 0    | 0    | 0    |
| RF_wB   | 0    | 0    | 0    | 0    |
| MD      | X    | X    | X    | X    |
| ME      | X    | X    | 0    | 0    |
| DM_r    | X    | X    | 1    | 1    |
| DM_w    | 0    | 0    | 0    | 0    |
| MF      | X    | X    | X    | X    |
| MG      | 00   | 00   | 00   | XX   |
| Adder_f | XX   | 01   | 01   | XX   |
| MH      | X    | X    | X    | X    |
| MI      | X    | X    | X    | X    |

| RAL    | RET |     |     |
|--------|-----|-----|-----|
| Output | EX1 | EX2 | EX3 |
| wA     | X   | X   | X   |
| wB     | X   | X   | X   |
| rA     | X   | X   | X   |
| rB     | X   | X   | X   |

## EX1:

The content of SP is routed to input-A of the Address Adder by setting MG to 00, and incremented by setting Adder\_f to 01. The incremented PC is then latched onto SP by setting Sp\_en to 1. All other control signals can be "don't cares" except DM\_w, IR\_en, and PC\_en, which all need to be set to 0's to prevent the Data Memory, IR, and PC being overwritten with unwanted values.

#### EX2:

The content of SP is routed to input-A of the Address Adder by setting MG to 00, and incremented by setting Adder\_f to 01. The incremented PC is then latched onto SP by setting Sp\_en to 1. At the same time, the Data Memory location pointed to by SP, i.e., M[SP], which is the higher byte of the return address, is read by providing SP as an address to the Data Memory by setting ME to 0 and DM\_r to 1. The read value is then routed to DEMUX to the upper byte of PC, i.e., PCh by setting DEMUX to 1 and PCh\_en to 1. All other control signals can be don't cares except DM\_w, IR\_en, and PC\_en, which all need to be set to 0's to prevent the Data Memory, IR, and PC being overwritten with unwanted values.

#### EX3:

The Data Memory location pointed to by SP, i.e., M[SP], which is the lower byte of the return address, is read by providing SP as an address to the Data Memory by setting ME to 0 and DM\_r to 1. The read value is then routed to DEMUX to the lower byte of PC, i.e., PCl, by setting DEMUX to 1 and PCl\_en to 1. All other control signals can be don't cares except DM\_w and PC\_en, which all need to be set to 0's to prevent the Data Memory and PC being overwritten with unwanted values. Note that IR\_en can be "don't care" since this is the last execute cycle and IR register will be overwritten in the Fetch (i.e., next) cycle.