Rockchip RK860 Datasheet

Revision History

Date	Revision	Description
2021-6-23	1.0	Initial release



Chapter 1 Introduction

1.1 Overview

The RK860 is a high efficiency 2.4MHz synchronous step down DC/DC regulator IC capable of delivering up to 6A output current. It can operate over a wide input voltage range from 2.7V to 5.5V. And, it integrates a main switch and a synchronous switch with both very low $R_{DS\,(ON)}$ to minimize the conduction loss. The output voltage can be programmed from 0.7125V to 1.5V with 12.5mV/step or 0. 5V to 1.5V with 6.25mV/step through I^2C interface.

The RK860 is in a space saving, low profile WLCSP 1.65mm*2.05mm-20 package.

1.2 Feature

- Input voltage range: 2.7V-5.5V
- 2.4MHz switching frequency minimizes the external components
- Typical 70uA quiescent current when VIN=3.8V and Temp=25℃
- Low R_{Ds(ON)} for internal switches(PFET/NFET):24mohm/16ohm @ VIN=3.8V
- Programmable output voltage: 0.7125V to 1.5V with 12.5mV/step or 0.5V to 1.5V with 6.25mV/step
- 6A continuous output current capability
- Capable for 0.24uH inductor and 22uF*2 ceramic capacitor
- Hic-cup mode protection for hard short condition
- Integrate inner protection: Cycle by cycle OCP and VIN-OVP/UVLO/DIE-TSD
- RoHS compliant and Halogen free
- Compact package: WLCSP 1.65*2.05-20

1.3 Typical Application Diagrams




Fig. 1-1 RK860 Application

Chapter 2 Pin Configuration and Functions

2.1 Pin Assignment




Fig. 2-1 Pin Assignment (Top view)

2.2 Pinout Number Order

Number	Name	Function	I/O
D1,D2,E1,E2	VIN	Power input pins. These pins must be decoupled to ground by 2 10uF ceramic capacitor as input filter at least. The input capacitor should be placed as close as possible between VIN and GND pins.	Power
D3,D4,E3,E4	LX	Switching node pin. Connect these pins to switching node of inductor.	Output
B2,B3,C1,C2,C3,C4	GND	Power ground pins.	Ground
B4	AGND	Analog ground pin.	
A1	VSEL	Voltage select pin. When this pin is low, V_{OUT} is set by the VSEL0 register. When this pin is high, V_{OUT} is set by the VSEL1 register.	Input
A2	EN	Enable control pin. Active high. Do not leave it floating.	Input
A3	SCL	I ² C interface clock line.	Input

B1	SDA	I ² C interface Bi-directional Data line. (Open darin)	I/O
A4	VOUT	Sense pin for output. Connect to the output capacitor side	Output

Chapter 3 Electrical Characteristics

Note 1.Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The device is not guaranteed to function outside its operating conditions.

3.1 Absolute Maximum Ratings(Note 1)

Parameter	Value	Units
Voltage range on pins VIN:	6.0	V
Voltage range on other pins	VIN+0.6	V
Continuous power dissipation, PD @ TA=25'C,WCSP4*5-20	0.5	W
Junction temperature range, T _J	-40~150	°C
Lead Temperature(soldering 10 sec),T _{SOLDER}	260	°C
Storage temperature range, Ts	-65~150	$^{\circ}$
ESD Susceptibility		
ESD HBM	2000	V
ESD CDM	1000	V

3.2 Recommended Operating Conditions(Note 2)

Parameter	Symbol	value	Units
Supply Input Voltage	V_{IN}	2.7~5.5	V
Output Voltage	Vout	0.5~1.5	V
Inductor	L	0.22~0.47	uН
Input Capacitor	C_IN	>10	uF
Output Capacitor	Соит	44~88	uF
Junction temperature range	T_{j}	-40~125	\circ
Ambient temperature range	Ta	-40~85	°C

3.3 Electrical Characteristics

(With typical application circuit shown in below part, V_{IN} =3.8V, V_{OUT} =1.0V, L=0.24uH, C_{OUT} =22uF*2, T_A =25°C unless otherwise specified.)

_ 0:= :4::/ 0001 ==4:	инистине сресину					
PARAMETERS	SYMBOL	Note	MIN	TYP	MAX	UNIT
The UVLO threshold voltage of VIN	V _{IN_UVLO}	Vin rising		2.55	2.65	V
The UVLO Hysteresis voltage of VIN	V _{IN_UVLO_HYS}	Vin falling		150		mV
The OVP threshold voltage of VIN	V _{IN_OV}	Vin rising		6		V
The OVP Hysteresis voltage of VIN	V _{IN_OV_HYS}	Vin falling		200		mV
Quiescent Current	Iq	No switching, vfb=105%Vref.		70		uA
Shutdown current	Isd	EN=L		0.1		uA
Software shutdown current	Isd_soft	EN=H, BUCK_EN=L		25		uA
Internal soft-start time	Tss	Vout=1.0V, from BUCK_EN rising edge to Vout>92%.		260		uS

PARAMETERS	SYMBOL	Note	MIN	TYP	MAX	UNIT
Oscillator Frequency	Fclk	PWM mode or FPWM mode	2.2	2.4	2.6	MHz
Discharge resistance	Rdisc	EN=L/BUCK_EN=0		150		Ω
Input logic high threshold of	VIH		1.1			V
signal (EN/VSEL)	VIL				0.4	V
Input logic high threshold of	VIH		1.26			V
signal (SDA/SCL)	VIL				0.54	V
Vout Accuracy when FPWM	VREG1(The output Voltage error)	Forced PWM, VOUT=1.0V	-0.6		+0.6	%
Vout Accuracy when PFM	VREG2(The output Voltage error)	Auto PFM, VOUT=1.0V	-1.5		1.5	%
PMOS RDS(ON)	RDS(ON)P	VIN PIN to LX PIN,VIN=3.8V		24		mΩ
NMOS RDS(ON)	RDS(ON)N	LX PIN to GND PIN,VIN=3.8V		16		mΩ
Maximum current of PMOS	Ipeak		7.5			Α
Maximum current of NMOS	Ivalley		6.0			Α
Thermal shutdown temperature	TSD	Rising TSD threshold		150		$^{\circ}$
Thermal shutdown Hysteresis	TSD_HYS			25		$^{\circ}\mathbb{C}$

Chapter 4 Chip Version Description

DIE-ID	I2C-ADDR	Vout	Default	STEP/	DIE_ID
	(7-bit)	Range/V	Vout/V	mV	
RK860-0	40H	0.7125-1.5	1.0	12.5	0X8
RK860-1	41H	0.7125-1.5	1.0	12.5	0X8
RK860-2	42H	0.5-1.5	0.8	6.25	0XA

Chapter 5 Register Description

VSELO_A

Address: (0x00)

Bit	Attr	Reset Value	Description
			BUCK_EN0: Software buck enable.
			1:enable BUCK work;
7	DW	0.41	0:shut off BUCK
/	RW	0×1	(When external EN pin is low. The regulator is
			off. When external EN pin is high, BUCK_EN bit
			takes precedent.)
		W 0x0	MODE0:
6	RW		0=Allow auto-PFM mode during light load
			1=Forced PWM mode
			NSEL0: 12.5mV/step (just for DIE_ID=0X8)
			000000=0.7125V;
			000001=0.7250V;
F.0	DW	0.417	000010=0.7375V;
5:0	RW	0x17	
			010111=1.0000V;
			111111=1.5V;

VSEL1_A

Address: (0x01)

Bit	Attr	Reset Value	Description
			BUCK_EN1: Software buck enable.
			1:enable BUCK-LOOP work;
7	RW	0×1	0:shut off BUCK-LOOP
/	I KVV	UXI	(When external EN pin is low. The regulator is off.
			When external EN pin is high, BUCK_EN bit takes
			precedent.)
		RW 0x0	MODE1:
6	RW		0=Allow auto-PFM mode during light load
			1=Forced PWM mode
			NSEL1 : 12.5mV/step (just for DIE_ID=0X8)
			000000=0.7125V;
			000001=0.7250V;
5:0	DW	0v17	000010=0.7375V;
5:0	RW	RW 0x17	
			010111=1.0000V;
			111111=1.5V;

Control_Register

Address: (0x02)

Bit	Attr	Reset Value	Description
			Output Discharge:
7	RW	0x1	0=discharge resistor is disabled.
			1=discharge resistor is enabled.
			Slew Rate:
			Set the slew rate for positive voltage transitions.
			000 = 10 mV/0.15 us
		RW 0x0	001 = 10 mV/0.3 us
6:4	DW		010 = 10 mV/0.6 us
0.4	KVV		011 = 10 mV/1.2 us
			100 = 10 mV/ 2.4 us
			101 = 10 mV/4.8 us
			110 = 10 mV/9.6us
			111 = 10mV/19.2us
2.0	DW	0.40	Always reads back 0.
3:0	3:0 RW	RW 0x0	RESET: Setting to 1 resets all registers to default values.

ID1 Register Address: (0x03)

Bit	Attr	Reset Value	Description
7:5	D 04		VENDOR:
7.5	R	0x4	IC vendor Rockchip code.
4	D	0.40	Reserved:
4	R 0x0	Always reads back 0.	
			DIE_ID:
3:0	D. O. D.	0.48/0.44	0x8: Output Voltage from 0.7125V to 1.5V with
3:0 K	R 0x8/0xA	12.5mV/step	
			0xA: Output Voltage from 0.5V to 1.5V with 6.25mV/step

ID2 Register Address: (0x04)

Bit	Attr	Reset Value	Description
7:4	R	10x0	Reserved: Always reads back 0.
3:0	R	NA	NA

PGOOD Register Address: (0x05)

Bit	Attr	Reset Value	Description
7	R	0×0	PGOOD: 1:Buck is enabled and soft-start is completed. (Vout>92% normal set-value) 0: Vout is abnormal

Bit	Attr	Reset Value	Description	
			TSD:	
6	R	0x0	thermal shut down BUCK.	
			1: Tdie>150'C, 0: Tdie<125'C	
	IOVP:		IOVP:	
5	R	0x0	Over input voltage shut-off protection state.	
			1: VIN>6V, 0: VIN<5.8V	
UVLO:			UVLO:	
4	R	0x0	Input voltage under-lock state.	
			1: VIN<2.4V, 0:VIN>2.55V	
3:0	R	0x0	Reserved	

VSELO_B Register


Address: (0x06)


Bit	Attr	Reset Value	Description	
7:0	R/W	0x30	NSELO: when VSEL=L option just for DIE_ID=0XA 00,000,000 = 0.5V 00,000,001 = 0.50625V 00,000,010 = 0.51250V 00,110,000 = 0.8V 10,100,000 =1.5V >10,100,000=1.5V	


VSEL1_B Register Address: (0x07)


Bit	Attr	Reset Value	Description	
7:0	R/W	0x30	NSEL1: when VSEL=H option just for DIE_ID=0XA 00,000,000 = 0.5V 00,000,001 = 0.50625V 00,000,010 = 0.51250V 00,110,000 = 0.8V 10,100,000 = 1.5V >10,100,000=1.5V	

Chapter 6 Typical Perfromance Characteristics












(Vin=3.8V,Vout=1.0V,Iout=6A)





Load Transient (Vin=3.8V,Vout=1.0V,Iout=0.1~6A,1A/uS)




Chapter 7 Package information

7.1 Ordering information

Orderable Device	RoHS status	Package	Package Qty
RK860-0	RoHS pass	WLCSP20(pitch 0.4mm)	5000 pcs/tape
RK860-1	RoHS pass	WLCSP20(pitch 0.4mm)	5000 pcs/tape
RK860-2	RoHS pass	WLCSP20(pitch 0.4mm)	5000 pcs/tape

7.2 Top Marking



7.3 Dimension




Fig. 7-1 WLCSP20 (Pitch is 0.4mm)

Note:

- Coplanarity applies to leads, corner leads and die attach pad.
- Dimension ϕb applies to metalized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension ϕb should not be measure in that radius area.
- 0.15mm of dimension ϕb is recommended in PCB layout.

Chapter 8 Thermal Management

8.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature of RK860 has to be below 150°C.

Depending on the thermal mechanical design (Smartphone, Tablet, Personal Navigation Device, etc), the system thermal management software and worst case thermal applications, the junction temperature might be exposed to higher values than those specified above.

Therefore, it is recommended to perform thermal simulations at device level (Smartphone, Tablet, Personal Navigation Device, etc) with the measured power of the worst case UC of the device.

8.2 Package Thermal Characteristics

Table 5-1 provides the thermal resistance characteristics for the package used on this device.

г				
		Continuous power	θJA, 2-layer PCB	θJC, 2-layer PCB
	PACKAGE	dissipation,	Thermal resistance from	Thermal resistance from
	(WLCSP20)	PD @ Ta=25'C,WCSP4*5-	junction to ambient	junction to component
		20 (W)	$ heta_{JA}(^{\circ}C/W)$	$ heta_{JC}(^{\circ}\mathbb{C}/W)$
	RK860	0.5	64.44	17.76

Table 8-1 Thermal Resistance Characteristics

Warranty Disclaimer

Rockchip Electronics Co.,Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co.,Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co.,Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co.,Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co.,Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co.,Ltd was negligent regarding the design or manufacture of the part.

Copyright and Patent Right

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co., Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Rockchip Electronics Co.,Ltd does not convey any license under its patent rights nor the rights of others.

All copyright and patent rights referenced in this document belong to their respective owners and shall be subject to corresponding copyright and patent licensing requirements.

Trademarks

Rockchip and RockchipTM logo and the name of Rockchip Electronics Co.,Ltd's products are trademarks of Rockchip Electronics Co.,Ltd. and are exclusively owned by Rockchip Electronics Co.,Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

Copyright © 2021 Rockchip Electronics Co.,Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co.,Ltd.