

20.0 INSTRUCTION SET SUMMARY

The PIC18FXXX instruction set adds many enhancements to the previous PICmicro instruction sets, while maintaining an easy migration from these PICmicro instruction sets.

Most instructions are a single program memory word (16-bits), but there are three instructions that require two program memory locations.

Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- **Byte-oriented** operations
- **Bit-oriented** operations
- **Literal** operations
- **Control** operations

The PIC18FXXX instruction set summary in Table 20-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 20-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

1. The file register (specified by 'f')
2. The destination of the result (specified by 'd')
3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

1. The file register (specified by 'f')
2. The bit in the file register (specified by 'b')
3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the Call or Return instructions (specified by 's')
- The mode of the Table Read and Table Write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4-MSBs are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 µs. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 µs. Two-word branch instructions (if true) would take 3 µs.

Figure 20-1 shows the general formats that the instructions can have.

All examples use the format '*nnnn*' to represent a hexadecimal number, where '*n*' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 20-2, lists the instructions recognized by the Microchip Assembler (MPASM™).

Section 20.1 provides a description of each instruction.

TABLE 20-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7)
BSR	Bank Select Register. Used to select the current RAM bank.
d	Destination select bit: d = 0: store result in WREG d = 1: store result in file register f.
dest	Destination either the WREG register or the specified register file location
f	8-bit Register file address (0x00 to 0xFF)
fs	12-bit Register file address (0x000 to 0xFFFF). This is the source address.
fd	12-bit Register file address (0x000 to 0xFFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)
label	Label name
mm	The mode of the TBLPTR register for the Table Read and Table Write instructions. Only used with Table Read and Table Write instructions:
*	No Change to register (such as TBLPTR with Table reads and writes)
++	Post-Increment register (such as TBLPTR with Table reads and writes)
--	Post-Decrement register (such as TBLPTR with Table reads and writes)
++	Pre-Increment register (such as TBLPTR with Table reads and writes)
n	The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions
PRODH	Product of Multiply high byte
PRODL	Product of Multiply low byte
s	Fast Call/Return mode select bit. s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)
u	Unused or Unchanged
WREG	Working register (accumulator)
x	Don't care (0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a Program Memory location)
TBLAT	8-bit Table Latch
TOS	Top-of-Stack
PC	Program Counter
PCL	Program Counter Low Byte
PCH	Program Counter High Byte
PCLATH	Program Counter High Byte Latch
PCLATU	Program Counter Upper Byte Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer
TO	Time-out bit
POR	Power-down bit
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative
[]	Optional
()	Contents
→	Assigned to
< >	Register bit field
E	In the set of
<i>italics</i>	User defined term (font is courier)

FIGURE 20-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations										Example Instruction																	
15	10	9	8	7	0	<div>OPCODE</div> <div>d</div> <div>a</div> <div>f (FILE #)</div> <div>d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address</div>				ADDF MYREG, W, B																	
Byte to Byte move operations (2-word)										MOVFF MYREG1, MYREG2																	
15	12	11	0							<div>OPCODE</div> <div>f (Source FILE #)</div>																	
15	12	11	0																	<div>1111</div> <div>f (Destination FILE #)</div>							
f = 12-bit file register address																											
Bit-oriented file register operations										BSF MYREG, bit, B																	
15	12	11	9	8	7	0	<div>OPCODE</div> <div>b (BIT #)</div> <div>a</div> <div>f (FILE #)</div> <div>b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address</div>																				
Literal operations											MOVLW 0x7F																
15	OPCODE		8	7	0	<div>k (literal)</div> <div>k = 8-bit immediate value</div>																					
Control operations																											
CALL, GOTO and Branch operations											GOTO Label																
15	OPCODE		8	7	0					<div>n<7:0> (literal)</div> <div>0</div>																	
15	12	11	0											<div>1111</div> <div>n<19:8> (literal)</div>													
n = 20-bit immediate value																											
15	OPCODE		8	7	0	<div>S</div> <div>n<7:0> (literal)</div> <div>0</div>				CALL MYFUNC																	
15	12	11	0							<div>n<19:8> (literal)</div>																	
S = Fast bit																											
15	11	10	0							<div>OPCODE</div> <div>n<10:0> (literal)</div>				BRA MYFUNC													
15	OPCODE		8	7	0	<div>n<7:0> (literal)</div>														BC MYFUNC							

TABLE 20-2: PIC18FXXX INSTRUCTION SET

Mnemonic, Operands	Description	Cycles	16-Bit Instruction Word		Status Affected	Notes
			MSb	LSb		
BYTE-ORIENTED FILE REGISTER OPERATIONS						
ADDFW f, d, a	Add WREG and f	1	0010 01da0	ffff	C, DC, Z, OV, N	1, 2
ADDFWC f, d, a	Add WREG and Carry bit to f	1	0010 0da	ffff	C, DC, Z, OV, N	1, 2
ANDWF f, d, a	AND WREG with f	1	0001 01da	ffff	Z, N	1, 2
CLRF f, a	Clear f	1	0110 101a	ffff	Z	2
COMF f, d, a	Complement f	1	0001 11da	ffff	Z, N	1, 2
CPFSEQ f, a	Compare f with WREG, skip =	1 (2 or 3)	0110 001a	ffff	None	4
CPFSGT f, a	Compare f with WREG, skip >	1 (2 or 3)	0110 010a	ffff	None	4
CPFSLT f, a	Compare f with WREG, skip <	1 (2 or 3)	0110 000a	ffff	None	4
DECf f, d, a	Decrement f	1	0000 01da	ffff	None	1, 2
DECFSZ f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010 11da	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DCFSNZ f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100 11da	ffff	None	1, 2, 3, 4
INCF f, d, a	Increment f	1	0010 10da	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011 11da	ffff	None	4
INFSNZ f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100 10da	ffff	None	1, 2
IORWF f, d, a	Inclusive OR WREG with f	1	0001 00da	ffff	Z, N	1, 2
MOVF f, d, a	Move f	1	0101 00da	ffff	Z, N	1
MOVFF f _s , f _d	Move f _s (source) to f _d 1st word	2	1100 ffff	ffff	None	
	f _d (destination) 2nd word		1111 ffff	ffff		
MOVWF f, a	Move WREG to f	1	0110 111a	ffff	None	
MULWF f, a	Multiply WREG with f	1	0000 001a	ffff	None	
NEGf f, a	Negate f	1	0110 110a	ffff	C, DC, Z, OV, N	1, 2
RLCF f, d, a	Rotate Left f through Carry	1	0011 01da	ffff	C, Z, N	
RLNCF f, d, a	Rotate Left f (No Carry)	1	0100 01da	ffff	Z, N	1, 2
RRCF f, d, a	Rotate Right f through Carry	1	0011 00da	ffff	C, Z, N	
RRNCF f, d, a	Rotate Right f (No Carry)	1	0100 00da	ffff	Z, N	
SETF f, a	Set f	1	0110 100a	ffff	None	
SUBFWB f, d, a	Subtract f from WREG with borrow	1	0101 01da	ffff	C, DC, Z, OV, N	1, 2
SUBWF f, d, a	Subtract WREG from f	1	0101 11da	ffff	C, DC, Z, OV, N	
SUBWFB f, d, a	Subtract WREG from f with borrow	1	0101 10da	ffff	C, DC, Z, OV, N	1, 2
SWAPF f, d, a	Swap nibbles in f	1	0011 10da	ffff	None	4
TSTFSZ f, a	Test f, skip if 0	1 (2 or 3)	0110 011a	ffff	None	1, 2
XORWF f, d, a	Exclusive OR WREG with f	1	0001 10da	ffff	Z, N	
BIT-ORIENTED FILE REGISTER OPERATIONS						
BCF f, b, a	Bit Clear f	1	1001 bbba	ffff	None	1, 2
BSF f, b, a	Bit Set f	1	1000 bbba	ffff	None	1, 2
BTFSZ f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011 bbba	ffff	None	3, 4
BTFSZ f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010 bbba	ffff	None	3, 4
BTG f, d, a	Bit Toggle f	1	0111 bbba	ffff	None	1, 2

- Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is "1" for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

TABLE 20-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Mnemonic, Operands	Description	Cycles	16-Bit Instruction Word		Status Affected	Notes
			MSb	LSb		
CONTROL OPERATIONS						
BC	n Branch if Carry	1 (2)	1110 0010	mnnn	None	
BN	n Branch if Negative	1 (2)	1110 0110	mnnn	None	
BNC	n Branch if Not Carry	1 (2)	1110 0011	mnnn	None	
BNN	n Branch if Not Negative	1 (2)	1110 0111	mnnn	None	
BN OV	n Branch if Not Overflow	1 (2)	1110 0101	mnnn	None	
BN Z	n Branch if Not Zero	2	1110 0001	mnnn	None	
BOV	n Branch if Overflow	1 (2)	1110 0100	mnnn	None	
BRA	n Branch Unconditionally	1 (2)	1101 0nnn	mnnn	None	
BZ	n Branch if Zero	1 (2)	1110 0000	mnnn	None	
CALL	n, s Call subroutine1st word 2nd word	2	1110 110s 1111 kkkk	kkkk kkkk	None TO, PD C	
CLRWD T	— Clear Watchdog Timer	1	0000 0000	0000 0100	None	
DAW	— Decimal Adjust WREG	1	0000 0000	0000 0111	None	
GOTO	n Go to address1st word 2nd word	2	1110 1111 1111 kkkk	kkkk kkkk	None	
NOP	— No Operation	1	0000 0000	0000 0000	None	4
NOP	— No Operation	1	1111 xxxxx	xxxxx	None	
POP	— Pop top of return stack (TOS)	1	0000 0000	0000 0110	None	
PUSH	— Push top of return stack (TOS)	1	0000 0000	0000 0101	None	
RCALL	n Relative Call	2	1101 1nnn	mnnn	None	
RESET	— Software device RESET	1	0000 0000	1111 1111	All	
RET FIE	s Return from interrupt enable	2	0000 0000	0001 000s	GIE/GIEH, PEIE/GIEL	
RETLW	k Return with literal in WREG	2	0000 1100	kkkk	None	
RETURN	s Return from Subroutine	2	0000 0000	0001 001s	None	
SLEEP	— Go into Standby mode	1	0000 0000	0000 0011	TO, PD	

- Note 1:** When a PORT register is modified as a function of itself (e.g., MOVWF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

TABLE 20-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Mnemonic, Operands	Description	Cycles	16-Bit Instruction Word		Status Affected	Notes
			MSb	LSb		
LITERAL OPERATIONS						
ADDLW k	Add literal and WREG	1	0000 1111	kkkk	C, DC, Z, OV, N	
ANDLW k	AND literal with WREG	1	0000 1011	kkkk	Z, N	
IORLW k	Inclusive OR literal with WREG	1	0000 1001	kkkk	Z, N	
LFSR f, k	Move literal (12-bit) 2nd word to FSRx 1st word	2	1110 1110	00ff kkkk	None	
MOVLB k	Move literal to BSR<30>	1	1111 0000	kkkk	None	
MOVLW k	Move literal to WREG	1	0000 0001	0000 kkkk	None	
MULLW k	Multiply literal with WREG	1	0000 1110	kkkk	None	
RETLW k	Return with literal in WREG	2	0000 1101	kkkk	None	
SUBLW k	Subtract WREG from literal	1	0000 1100	kkkk	C, DC, Z, OV, N	
XORLW k	Exclusive OR literal with WREG	1	0000 1010	kkkk	Z, N	
DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS						
TBLRD*	Table Read	2	0000 0000	0000 1000	None	
TBLRD+*	Table Read with post-increment		0000 0000	0000 1001	None	
TBLRD-*	Table Read with post-decrement		0000 0000	0000 1010	None	
TBLRD+*	Table Read with pre-increment		0000 0000	0000 1011	None	
TBLWT*	Table Write	2 (5)	0000 0000	0000 1100	None	
TBLWT+*	Table Write with post-increment		0000 0000	0000 1101	None	
TBLWT-*	Table Write with post-decrement		0000 0000	0000 1110	None	
TBLWT+*	Table Write with pre-increment		0000 0000	0000 1111	None	

- Note 1:** When a PORT register is modified as a function of itself (e.g., MOVWF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

20.1 Instruction Set

ADDLW	ADD literal to W			
Syntax:	[label] ADDLW k			
Operands:	0 ≤ k ≤ 255			
Operation:	(W) + k → W			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0000	1111	kkkk	kkkk
Description:	The contents of W are added to the 8-bit literal 'k' and the result is placed in W.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process Data	Write to W

Example: ADDLW 0x15

Before Instruction

W = 0x10

After Instruction

W = 0x25

ADDWF	ADD W to f			
Syntax:	[label] ADDWF f [d [a]]			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
Operation:	(W) + (f) → dest			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0010	010a	ffff	ffff
Description:	Add W to register 'f'. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR is used.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination

Example: ADDWF REG, 0, 0

Before Instruction

W = 0x17

REG = 0xC2

After Instruction

W = 0xD9

REG = 0xC2

ADDWFC	ADD W and Carry bit to f			
Syntax:	[label] ADDWFC f [d [a]]			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			
Operation:	(W) + (f) + (C) → dest			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0010	00da	ffff	ffff
Description:	Add W, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed in data memory location 'f'. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not be overridden.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process Data	Write to W

Example: ANDLW 0x5F

Before Instruction

W = 0xA3

After Instruction

W = 0x03

PIC18FXX2

ANDWF	AND W with f	BC	Branch if Carry
Syntax:	[label] ANDWF f [,d [,a]]	Syntax:	[label] BC n
Operands:	0 ≤ f ≤ 255 d ∈ {0,1} a ∈ {0,1}	Operands:	-128 ≤ n ≤ 127
Operation:	(W) .AND. (f) → dest	Operation:	if carry bit is '1' (PC) + 2 + 2n → PC
Status Affected:	N,Z	Status Affected:	None
Encoding:	0001 010a ffff ffff	Encoding:	1110 0010 nnnn nnnn
Description:	The contents of W are AND'ed with register 'f'. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not be overridden (default).	Description:	If the Carry bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.
Words:	1	Words:	1
Cycles:	1	Cycles:	1(2)
Q Cycle Activity:	Q1 Decode	Q Cycle Activity:	Q1 Decode
If Jump:	Q2 Read register "f"	If Jump:	Q2 Read register "f"
	Q3 Process Data		Q3 Process Data
	Q4 Write to destination		Q4 Write register "f"

Example:
Before Instruction
W = 0x17
REG = 0xC2
After Instruction
W = 0x02
REG = 0xC2

BC	Branch if Carry
Syntax:	[label] BC n
Operands:	-128 ≤ n ≤ 127
Operation:	if carry bit is '1' (PC) + 2 + 2n → PC
Status Affected:	None
Encoding:	1110 0010 nnnn nnnn
Description:	If the Carry bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.
Words:	1
Cycles:	1(2)
Q Cycle Activity:	Q1 Decode
If Jump:	Q2 Read literal 'n'
	Q3 Process Data
	Q4 Write to PC

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example:
Before Instruction
PC = address (HERE)
After Instruction
If Carry = 1;
PC = address (HERE+12)
If Carry = 0;
PC = address (HERE+2)

PIC18FXX2

BCF	Bit Clear f	BN	Branch if Negative
Syntax:	[label] BCF f [,b [,a]]	Syntax:	[label] BN n
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ {0,1}	Operands:	-128 ≤ n ≤ 127
Operation:	0 → f	Operation:	if negative bit is '1' (PC) + 2 + 2n → PC
Status Affected:	None	Status Affected:	None
Encoding:	1001 bbba ffff ffff	Encoding:	1110 0110 nnnn nnnn
Description:	Bit 'b' in register 'f' is cleared. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).	Description:	If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.
Words:	1	Words:	1
Cycles:	1	Cycles:	1(2)
Q Cycle Activity:	Q1 Decode	Q Cycle Activity:	Q1 Decode
If Jump:	Q2 Read register "f"	If Jump:	Q2 Read literal 'n'
	Q3 Process Data		Q3 Process Data
	Q4 Write register "f"		Q4 Write to PC

Example:
Before Instruction
FLAG_REG = 0xC7
After Instruction
FLAG_REG = 0x47

Example:
Before Instruction
PC = address (HERE)
After Instruction
If Negative = 1;
PC = address (Jump)
If Negative = 0;
PC = address (HERE+2)

PIC18FXX2

BNC Branch if Not Carry

Syntax: [label] BNC n
Operands: -128 ≤ n ≤ 127
Operation: If carry bit is '0'
(PC) + 2 + 2n → PC

Status Affected: None

Encoding: 1110 0011 nnnn nnnn
Description: If the Carry bit is '0', then the program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode operation	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode operation	Read literal 'n'	Process Data	No operation

Example:

Before Instruction
PC = address (HERE)
After Instruction
If Carry = 0;
PC = address (Jump)
If Carry = 1;
PC = address (HERE+2)

BNN Branch if Not Negative

Syntax: [label] BNN n
Operands: -128 ≤ n ≤ 127
Operation: If negative bit is '0'
(PC) + 2 + 2n → PC

Status Affected: None

Encoding: 1110 0111 nnnn nnnn
Description: If the Negative bit is '0', then the program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode operation	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode operation	Read literal 'n'	Process Data	No operation

Example:

Before Instruction
PC = address (HERE)
After Instruction
If Negative = 0;
PC = address (Jump)
If Negative = 1;
PC = address (HERE+2)

PIC18FXX2

BNOV Branch if Not Overflow

Syntax: [label] BNOV n
Operands: -128 ≤ n ≤ 127
Operation: If overflow bit is '0'
(PC) + 2 + 2n → PC

Status Affected: None

Encoding: 1110 0101 nnnn nnnn
Description: If the Overflow bit is '0', then the program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode operation	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode operation	Read literal 'n'	Process Data	No operation

Example:

Before Instruction
PC = address (HERE)
After Instruction
If Overflow = 0;
PC = address (Jump)
If Overflow = 1;
PC = address (HERE+2)

BNZ Branch if Not Zero

Syntax: [label] BNZ n
Operands: -128 ≤ n ≤ 127
Operation: If zero bit is '0'
(PC) + 2 + 2n → PC

Status Affected: None

Encoding: 1110 0001 nnnn nnnn
Description: If the Zero bit is '0', then the program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode operation	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode operation	Read literal 'n'	Process Data	No operation

Example:

Before Instruction
PC = address (HERE)
After Instruction
If Zero = 0;
PC = address (Jump)
If Zero = 1;
PC = address (HERE+2)

PIC18FXX2

BRA	Unconditional Branch
Syntax:	[label] BRA n
Operands:	-1024 ≤ n ≤ 1023
Operation:	(PC) + 2 + 2n → PC
Status Affected:	None
Encoding:	1101 0nnn nnnn nnnn
Description:	Add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.

Words: 1
Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

Example:

Before Instruction
PC = address (HERE)
After Instruction
PC = address (Jump)

BSF	Bit Set f
Syntax:	[label] BSF f[b,a]
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]
Operation:	1 → f
Status Affected:	None
Encoding:	1000 bbbba ffff ffff
Description:	Bit 'b' in register 'f' is set. If 'a' is 0 Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value.
Words:	1
Cycles:	1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'

Example:

Before Instruction
FLAG_REG = 0x0A
After Instruction
FLAG_REG = 0x8A

PIC18FXX2

BTFSC	Bit Test File, Skip if Clear
Syntax:	[label] BTFSC f[b,a]
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]
Operation:	skip if f = 0
Status Affected:	None
Encoding:	1011 bbbba ffff ffff
Description:	If bit 'b' in register 'f' is 0, then the next instruction is skipped. If bit 'b' is 0, then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).
Words:	1
Cycles:	1(2)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:

Q1 No operation
Q2 No operation
Q3 No operation
Q4 No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

Example:

HERE BTFSC FLAG, 1, 0
FALSE :
TRUE :

Before Instruction
PC = address (HERE)

After Instruction
If FLAG<1> = 0:
PC = address (TRUE)
If FLAG<1> = 1:
PC = address (FALSE)

BTFSS	Bit Test File, Skip if Set
Syntax:	[label] BTFSS f[b,a]
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]
Operation:	skip if f = 1
Status Affected:	None
Encoding:	1010 bbbba ffff ffff
Description:	If bit 'b' in register 'f' is 1, then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).
Words:	1
Cycles:	1(2)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:

Q1 No operation
Q2 No operation
Q3 No operation
Q4 No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

Example:

HERE BTFSS FLAG, 1, 0
FALSE :
TRUE :

Before Instruction
PC = address (HERE)

After Instruction
If FLAG<1> = 0:
PC = address (FALSE)
If FLAG<1> = 1:
PC = address (TRUE)

PIC18FXX2

BTG	Bit Toggle f				
Syntax:	[label] BTG f,b[a]				
Operands:	$0 \leq f \leq 255$ $0 \leq b \leq 7$ $a \in \{0,1\}$				
Operation:	$(\overline{f} < b) \rightarrow f < b$				
Status Affected:	None				
Encoding:	<table><tr><td>0111</td><td>bbba</td><td>ffff</td><td>ffff</td></tr></table>	0111	bbba	ffff	ffff
0111	bbba	ffff	ffff		
Description:	Bit 'b' in data memory location 'f' is				

Words: 1
Cycles: 1
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'

Example:
Before Instruction:
PORTC = 0111 0101 [0x75]
After Instruction:
PORTC = 0110 0101 [0x65]

BOV	Branch if Overflow				
Syntax:	[label] BOV n				
Operands:	-128 ≤ n ≤ 127				
Operation:	if overflow bit is '1' (PC) + 2 + 2n → PC				
Status Affected:	None				
Encoding:	<table><tr><td>1110</td><td>0100</td><td>nnnn</td><td>nnnn</td></tr></table>	1110	0100	nnnn	nnnn
1110	0100	nnnn	nnnn		
Description:	If the Overflow bit is '1', then the program will branch.				

Words: 1
Cycles: 1(2)
Q Cycle Activity:
If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example:
Before Instruction
PC = address (HERE)
After Instruction
If Overflow PC = 1;
If Overflow PC = address (Jump)
If Overflow PC = address (HERE+2)

PIC18FXX2

BZ	Branch if Zero				
Syntax:	[label] BZ n				
Operands:	-128 ≤ n ≤ 127				
Operation:	if Zero bit is '1' (PC) + 2 + 2n → PC				
Status Affected:	None				
Encoding:	<table><tr><td>1110</td><td>0000</td><td>nnnn</td><td>nnnn</td></tr></table>	1110	0000	nnnn	nnnn
1110	0000	nnnn	nnnn		
Description:	If the Zero bit is '1', then the program will branch.				

Words: 1
Cycles: 1(2)
Q Cycle Activity:
If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example:
Before Instruction
PC = address (HERE)
After Instruction
If Zero PC = 1;
If Zero PC = address (Jump)
If Zero PC = address (HERE+2)

CALL	Subroutine Call
Syntax:	[label] CALL k [s]
Operands:	$0 \leq k \leq 1048575$ $s \in [0,1]$
Operation:	(PC) + 4 → TOS, k → PC-20:1>, if s = 1 (W) → WS, (STATUS) → STATUS, (BSR) → BSR
Status Affected:	None

Encoding:

1110	110s	k ₁₉ k ₈ k ₇ k ₆ k ₅ k ₄ k ₃ k ₂ k ₁ k ₀	k ₁₉ k ₁₈ k ₁₇ k ₁₆ k ₁₅ k ₁₄ k ₁₃ k ₁₂ k ₁₁ k ₁₀
------	------	--	---

Description: Subroutine call of entire 2 Mbyte memory range. First, return address (PC+4) is pushed onto the return stack. If 's' = 1, the W, STATUS and BSR registers are also pushed into their respective shadow registers, WS, STATUS and BSRs. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC-20:1>. CALL is a two-cycle instruction.

Words: 2
Cycles: 2
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>-,	Push PC to stack	Read literal 'k'<19:8>
No operation	No operation	No operation	Write to PC

Example:
Before Instruction
PC = address (HERE)
After Instruction
PC = address (THERE)
WS = address (HERE + 4)
BSRs = BSR
STATUS = STATUS

PIC18FXX2

CLRF	Clear f				
Syntax:	[label] CLRF f[a]				
Operands:	$0 \leq f \leq 255$ $a \in [0,1]$				
Operation:	$000h \rightarrow f$ $1 \rightarrow Z$				
Status Affected:	Z				
Encoding:	<table><tr><td>0110</td><td>101a</td><td>ffff</td><td>ffff</td></tr></table>	0110	101a	ffff	ffff
0110	101a	ffff	ffff		
Description:	Clears the contents of the specified register. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1				
Cycles:	1				
Q Cycle Activity:					

Example:

Before Instruction	CLRF	FLAG_REG,1
FLAG_REG	=	0x5A
After Instruction	FLAG_REG	= 0x00

CLRWDT	Clear Watchdog Timer								
Syntax:	[label] CLRWDT								
Operands:	None								
Operation:	000h → WDT, 000h → WDT postscaler, 1 → <u>TO</u> , 1 → <u>PD</u>								
Status Affected:	<u>TO</u> , <u>PD</u>								
Encoding:	<table><tr><td>0000</td><td>0000</td><td>0000</td><td>0100</td></tr></table>	0000	0000	0000	0100				
0000	0000	0000	0100						
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits <u>TO</u> and <u>PD</u> are set.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table><tr><td>Q1</td><td>Q2</td><td>Q3</td><td>Q4</td></tr><tr><td>Decode</td><td>No operation</td><td>Process Data</td><td>No operation</td></tr></table>	Q1	Q2	Q3	Q4	Decode	No operation	Process Data	No operation
Q1	Q2	Q3	Q4						
Decode	No operation	Process Data	No operation						

Example:

Before Instruction	CLRWDT	=	?
WDT Counter	=	0x00	
WDT Postscaler	=	0	
TO	=	1	
PD	=	1	

PIC18FXX2

COMF	Complement f				
Syntax:	[label] COMF f[d[a]				
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	$(f) \rightarrow dest$				
Status Affected:	N, Z				
Encoding:	<table><tr><td>0001</td><td>11da</td><td>ffff</td><td>ffff</td></tr></table>	0001	11da	ffff	ffff
0001	11da	ffff	ffff		
Description:	The contents of register "f" are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register "f" (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1				
Cycles:	1				

Example:

Before Instruction	COMF	REG, 0, 0
REG	=	0x13
After Instruction	REG	= 0x13
W	=	0xEC

CPFSEQ	Compare f with W, skip if f = W				
Syntax:	[label] CPFSEQ f[a]				
Operands:	$0 \leq f \leq 255$ $a \in [0,1]$				
Operation:	$(f) - (W)$, skip if $(f) = (W)$ (unsigned comparison)				
Status Affected:	None				
Encoding:	<table><tr><td>0110</td><td>001a</td><td>ffff</td><td>ffff</td></tr></table>	0110	001a	ffff	ffff
0110	001a	ffff	ffff		
Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1				
Cycles:	1(2)				
Note:	3 cycles if skip and followed by a 2-word instruction.				

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:

HERE	CPFSEQ	REG, 0
NEQUAL	:	
EQUAL	:	

Before Instruction

PC Address	=	HERE
W	=	?
REG	=	?

After Instruction

If REG	=	W;
PC	=	Address (EQUAL)
If REG	≠	W;
PC	=	Address (NEQUAL)

PIC18FXX2

CPFSGT Compare f with W, skip if f > W

Syntax: $[label] \text{ CPFSGT } f[a]$
Operands: $0 \leq f \leq 255$
 $a \in [0,1]$
Operation: $(f) - (W)$, skip if $(f) > (W)$ (unsigned comparison)

Status Affected: None
Encoding:

0110	010a	ffff	ffff
------	------	------	------

Description: Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction.

If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).

Words: 1
Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode operation	Read register 'f'	Process Data	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:

HERE CPFSGT REG, 0
NGREATER :
GREATER :

Before Instruction
PC = Address (HERE)
W = ?
After Instruction
If REG > W;
PC = Address (GREATER)
If REG ≤ W;
PC = Address (NGREATER)

CPFSLT Compare f with W, skip if f < W

Syntax: $[label] \text{ CPFSLT } f[a]$
Operands: $0 \leq f \leq 255$
 $a \in [0,1]$
Operation: $(f) - (W)$, skip if $(f) < (W)$ (unsigned comparison)

Status Affected: None
Encoding:

0110	000a	ffff	ffff
------	------	------	------

Description: Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction.

If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not be overridden (default).

Words: 1
Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode operation	Read register 'f'	Process Data	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:

HERE CPFSLT REG, 1
NLESS :
LESS :

Before Instruction
PC = Address (HERE)
W = ?
After Instruction
If REG < W;
PC = Address (LESS)
If REG ≥ W;
PC = Address (NLESS)

PIC18FXX2

DAW Decimal Adjust W Register

Syntax: $[label] \text{ DAW}$
Operands: None
Operation: If $(W<3:0> >9)$ or $(DC = 1)$ then $(W<3:0>) + 6 \rightarrow W<3:0>;$ else $(W<3:0>) \rightarrow W<3:0>;$

Status Affected: C, DC, N, OV, Z
Encoding:

0000	01da	ffff	ffff
------	------	------	------

Description: Decrement register 'r'. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'r' (W<7:4>) → W<7:4>;

Status Affected: C
Encoding:

0000	0000	0000	0111
------	------	------	------

Description: DAW adjusts the eight-bit value in W, resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result.

Words: 1
Cycles: 1
Q Cycle Activity: Q1 Decode, Q2 Read register 'r', Q3 Process Data, Q4 Write to destination

Q1	Q2	Q3	Q4
Decode operation	Read register W	Process Data	Write W

Example 1:

Before Instruction
W = 0xA5
C = 0
DC = 0

After Instruction
W = 0x05
C = 1
DC = 0

Example 2:

Before Instruction
W = 0xCE
C = 0
DC = 0

After Instruction
W = 0x34
C = 1
DC = 0

Example:
Before Instruction
CNT = 0x01
Z = 0

After Instruction
CNT = 0x00
Z = 1

Example: DECF CNT, 1, 0

Q1	Q2	Q3	Q4
Decode operation	Read register 'r'	Process Data	Write to destination

PIC18FXX2

DECFSZ	Decrement f, skip if 0
Syntax:	[label] DECFSZ f[d,a]
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	$(f) - 1 \rightarrow \text{dest}$, skip if result = 0
Status Affected:	None
Encoding:	0010 11da ffff ffff
Description:	The contents of register 'r' are decremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'r' (default). If the result is 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).

Words: 1
Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read register 'r'	Process Data	Write to destination	

If skip:	Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	No operation	Q2	No operation	Q3	No operation	Q4	No operation
----	--------------	----	--------------	----	--------------	----	--------------

Example: HERE DECFSZ CNT, 1, 1
CONTINUE GOTO LOOP

Before Instruction
PC = Address (HERE)
After Instruction
CNT = CNT - 1
If CNT = 0:
PC = Address (CONTINUE)
If CNT \neq 0:
PC = Address (HERE+2)

DCFSNZ	Decrement f, skip if not 0
Syntax:	[label] DCFSNZ f[d,a]
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	$(f) - 1 \rightarrow \text{dest}$, skip if result \neq 0
Status Affected:	None
Encoding:	0100 11da ffff ffff
Description:	The contents of register 'r' are decremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'r' (default). If the result is not 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).

Words: 1
Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read register 'r'	Process Data	Write to destination	

If skip:				
	Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	No operation	Q2	No operation	Q3	No operation	Q4	No operation
----	--------------	----	--------------	----	--------------	----	--------------

Example: HERE DCFSNZ TEMP, 1, 0
ZERO :
NZERO :

Before Instruction
TEMP = ?
After Instruction
TEMP = TEMP - 1
If TEMP = 0:
PC = Address (ZERO)
If TEMP \neq 0:
PC = Address (NZERO)

PIC18FXX2

GOTO	Unconditional Branch
Syntax:	[label] GOTO k
Operands:	$0 \leq k \leq 1048575$
Operation:	$k \rightarrow \text{PC} < 20:1 >$
Status Affected:	None
Encoding:	1110 1111 k ₇ kkk k ₁₉ kkk k ₁₉ kkk ₀ k ₇ kkk k ₁₉ kkk ₀
Description:	GOTO allows an unconditional branch anywhere within entire 2 Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.

Words: 2
Cycles: 2
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>.	No operation	Read literal 'k'<19:8>. Write to PC.
No operation	No operation	No operation	No operation

Example: GOTO THERE
After Instruction
PC = Address (THERE)

INCF	Increment f
Syntax:	[label] INCF f[d,a]
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	$(f) + 1 \rightarrow \text{dest}$
Status Affected:	C, DC, N, OV, Z
Encoding:	0010 10da ffff ffff
Description:	The contents of register 'r' are incremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'r' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).

Words: 1
Cycles: 1
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'r'	Process Data	Write to destination

Example: INCF CNT, 1, 0
Before Instruction
CNT = 0xFF
Z = 0
C = ?
DC = ?
After Instruction
CNT = 0x00
Z = 1
C = 1
DC = 1

PIC18FXX2

INCFSZ	Increment f, skip if 0
Syntax:	[label] INCFSZ f[d,a]
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	$(f) + 1 \rightarrow \text{dest}$, skip if result = 0
Status Affected:	None
Encoding:	0011 11da efff efff
Description:	The contents of register 'r' are incremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'r'. (default)

If the result is 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).

Words: 1

Cycles: 1(2)

Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:	Q1	Q2	Q3	Q4
Decode		Read register 'r'	Process Data	Write to destination

If skip:

No operation	No operation	No operation	No operation
--------------	--------------	--------------	--------------

If skip and followed by 2-word instruction:

No operation	No operation	No operation	No operation
--------------	--------------	--------------	--------------

Example: HERE INCFSZ CNT, 1, 0
NZERO :
ZERO :

Before Instruction
PC = Address (HERE)
After Instruction
CNT = CNT + 1
PC = 0
PC = Address (ZERO)
PC = 0
PC = Address (NZERO)

INFSNZ	Increment f, skip if not 0
Syntax:	[label] INFSNZ f[d,a]
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	$(f) + 1 \rightarrow \text{dest}$, skip if result $\neq 0$
Status Affected:	None
Encoding:	0100 10da efff efff
Description:	The contents of register 'r' are incremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'r'. (default)

If the result is not 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).

Words: 1

Cycles: 1(2)

Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:	Q1	Q2	Q3	Q4
Decode		Read register 'r'	Process Data	Write to destination

If skip:

No operation	No operation	No operation	No operation
--------------	--------------	--------------	--------------

If skip and followed by 2-word instruction:

No operation	No operation	No operation	No operation
--------------	--------------	--------------	--------------

Example: HERE INFSNZ REG, 1, 0
ZERO
NZERO

Before Instruction
PC = Address (HERE)
After Instruction
REG = REG + 1
PC = 0
PC = Address (NZERO)
PC = 0
PC = Address (ZERO)

PIC18FXX2

IORLW	Inclusive OR literal with W
Syntax:	[label] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. k \rightarrow W
Status Affected:	N, Z
Encoding:	0000 1001 kkkk kkkk

The contents of W are OR'ed with the eight-bit literal 'k'. The result is placed in W.

Words: 1

Cycles: 1

Q Cycle Activity:	Q1	Q2	Q3	Q4
Decode		Read literal 'k'	Process Data	Write to W

Example: IORLW 0x35

Before Instruction

W = 0x9A

After Instruction

W = 0xBF

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f[d,a]
Operands:	$0 \leq f \leq 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	(W) .OR. (f) \rightarrow dest
Status Affected:	N, Z
Encoding:	0001 00da efff efff

Inclusive OR W with register 'r'. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'r' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).

Words: 1

Cycles: 1

Q Cycle Activity:

Decode	Read register 'r'	Process Data	Write to destination
--------	-------------------	--------------	----------------------

Example: IORWF RESULT, 0, 1

Before Instruction

RESULT = 0x13

W = 0x91

After Instruction

RESULT = 0x13

W = 0x93

PIC18FXX2

LFSR	Load FSR
Syntax:	[label] LFSR f,k
Operands:	$0 \leq f \leq 2$ $0 \leq k \leq 4095$
Operation:	$k \rightarrow \text{FSR}^f$
Status Affected:	None

Description: The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'.

Words: 2

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRH
Decode	Read literal 'k' LSB	Process Data	Write literal 'k' to FSRIL

Example: LFSR 2, 0x3AB

After Instruction
FSR2H = 0x03
FSR2L = 0xAB

MOVFF	Move f
Syntax:	[label] MOVF f,[d],a
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]
Operation:	f → dest

Description: The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). Location 'f' can be any-where in the 256 byte bank. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write W

Example: MOVFF REG, 0, 0

Before Instruction
REG = 0x22
W = 0xFF

After Instruction
REG = 0x22
W = 0x22

PIC18FXX2

MOVFF	Move f to f
Syntax:	[label] MOVFF f _s f _d
Operands:	0 ≤ f _s ≤ 4095 0 ≤ f _d ≤ 4095
Operation:	(f _s) → f _d
Status Affected:	None

Description: The contents of source register 'f_s' are moved to destination register 'f_d'. Location of source 'f_s' can be anywhere in the 4096 byte data space (000h to FFFh), and location of destination 'f_d' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).

The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.

Note: The MOVFF instruction should not be used to modify interrupt settings while any interrupt is enabled. See Section 8.0 for more information.

Words: 2

Cycles: 2 (3)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: MOVFF REG1, REG2

Before Instruction
REG1 = 0x33
REG2 = 0x11

After Instruction
REG1 = 0x33.
REG2 = 0x33.

MOVLB	Move literal to low nibble in BSR				
Syntax:	[label] MOVLB k				
Operands:	0 ≤ k ≤ 255				
Operation:	k → BSR				
Status Affected:	None				
Encoding:	<table><tr><td>0000</td><td>0001</td><td>kkkk</td><td>kkkk</td></tr></table>	0000	0001	kkkk	kkkk
0000	0001	kkkk	kkkk		

Description: The 8-bit literal 'k' is loaded into the Bank Select Register (BSR).

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write literal 'k' to BSR

Example:

Before Instruction
BSR register = 0x02
After Instruction
BSR register = 0x05

PIC18FXX2

MOVLW	Move literal to W			
Syntax:	[label] MOVLW k			
Operands:	0 ≤ k ≤ 255			
Operation:	k → W			
Status Affected:	None			
Encoding:	0000	1110	kkkk	kkkk
Description:	The eight-bit literal 'k' is loaded into W.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process Data	Write to W

Example:

After Instruction

W = 0x5A

	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process Data	Write to W

MOVWF	Move W to f			
Syntax:	[label] MOVWF f[a]			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	(W) → f			
Status Affected:	None			
Encoding:	0110	111a	ffff	ffff
Description:	Move data from W to register 'f'. Location 'f' can be anywhere in the 256 byte bank. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write register 'f'

Example:

Before Instruction

W = 0x4F
REG = 0xFF

After Instruction

W = 0x4F
REG = 0x4F

	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write register 'f'

PIC18FXX2

MULLW	Multiply Literal with W			
Syntax:	[label] MULLW k			
Operands:	0 ≤ k ≤ 255			
Operation:	(W) x k → PRODH:PRODL			
Status Affected:	None			
Encoding:	0000	1101	kkkk	kkkk
Description:	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL

Example:

Before Instruction

W = 0xE2
PRODH = ?
PRODL = ?

After Instruction

W = 0xE2
PRODH = 0xAD
PRODL = 0x08

	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL

Example:

Before Instruction

W = 0xE2
PRODH = ?
PRODL = ?

After Instruction

W = 0xE2
PRODH = 0xAD
PRODL = 0x08

	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL

MULWF	Multiply W with f			
Syntax:	[label] MULWF f[a]			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	(W) x (f) → PRODH:PRODL			
Status Affected:	None			
Encoding:	0000	001a	ffff	ffff
Description:	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL

Example:

Before Instruction

W = 0xC4
REG = 0xB5
PRODH = ?
PRODL = ?

After Instruction

W = 0xC4
REG = 0xB5
PRODH = 0x8A
PRODL = 0x94

	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL

PIC18FXX2

NEGF	Negate f
Syntax:	[label] NEGF f [a]
Operands:	$0 \leq f \leq 255$ $a \in [0,1]$
Operation:	$(f) + 1 \rightarrow f$
Status Affected:	N, OV, C, DC, Z
Encoding:	0110 110a ffff ffff

Description: Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register "f"	Process Data	Write register "f"

Example: NEGF REG, 1
Before Instruction
REG = 0011 1010 [0x3A]
After Instruction
REG = 1100 0110 [0x06]

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Encoding:	0000 0000 0000 0000 1111 xxxxx xxxxx
Description:	No operation.
Words:	1
Cycles:	1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation

Example:
None.

PIC18FXX2

POP	Pop Top of Return Stack
Syntax:	[label] POP
Operands:	None
Operation:	(TOS) \rightarrow bit bucket
Status Affected:	None
Encoding:	0000 0000 0000 0110

Description: The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack.
This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	POP-TOS value	No operation

Example: POP GOTO NEW
Before Instruction
TOS Stack (1 level down) = 0031A2h
After Instruction
TOS PC = 014332h
NEW

PUSH	Push Top of Return Stack
Syntax:	[label] PUSH
Operands:	None
Operation:	(PC+2) \rightarrow TOS
Status Affected:	None
Encoding:	0000 0000 0000 0101

Description: The PC+2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows to implement a software stack by modifying TOS, and then push it onto the return stack.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	PUSH PC+2 onto return stack	No operation	No operation

Example: PUSH
Before Instruction
TOS PC = 00345Ah
After Instruction
PC TOS Stack (1 level down) = 000126h
000126h
00345Ah

PIC18FXX2

RCALL **Relative Call**

Syntax: [label] RCALL n

Operands: -1024 ≤ n ≤ 1023

Operation: (PC) + 2 → TOS;
 (PC) + 2 + 2n → PC

Status Affected: None

Encoding: 1101 1nnn nnnn nnnn

Description: Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.

Words: 1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	Push PC to stack	No operation	No operation

Example:

Before Instruction
PC = Address (HERE)

After Instruction
PC = Address (Jump)
TOS = Address (HERE+2)

HERE RCALL Jump

RESET **Reset**

Syntax: [label] RESET

Operands: None

Operation: Reset all registers and flags that are affected by a MCLR Reset.

Status Affected: All

Encoding: 0000 0000 1111 1111

Description: This instruction provides a way to execute a MCLR Reset in software.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Start reset	No operation	No operation

Example:

After Instruction
Registers = Reset Value
Flags* = Reset Value

RESET

PIC18FXX2

RETFIE **Return from Interrupt**

Syntax: [label] RETFIE [s]

Operands: s ∈ {0,1}

Operation: (TOS) → PC;
 1 → GIE/GIEH or PEIE/GIEL,
 if s = 1

Status Affected: (STATUS) → STATUS,
 (BSR) → BSR,
 PCLATH, PCLATH are unchanged,
 GIE/GIEH, PEIE/GIEL.

Encoding: 0000 0000 0001 000s

Description: Return from Interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers WS, STATUS and BSRs are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).

Words: 1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	No operation	pop PC from stack
No operation	No operation	No operation	Set GIEH or GIEL

Example:

After Interrupt
PC = TOS
W = WS
BSR = BSRs
STATUS = STATUSs
GIE/GIEH, PEIE/GIEL = 1

RETLW **Return Literal to W**

Syntax: [label] RETLW k

Operands: 0 ≤ k ≤ 255

Operation: k → W,
 (TOS) → PC;
 PCLATH, PCLATH are unchanged

Status Affected: None

Encoding: 0000 1100 kkkk kkkk

Description: W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.

Words: 1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	pop PC from stack, Write to W
No operation	No operation	No operation	No operation

Example:

CALL TABLE ; W contains table
 ; offset value
 ; W now has
 ; table value

TABLE
ADDWF PCL ; W = offset
RETLW k0 ; Begin table
RETLW k1 ;
;
; RETLW kn ; End of table

Before Instruction
W = 0x07

After Instruction
W = value of kn

PIC18FXX2

RETURN	Return from Subroutine
Syntax:	[label] RETURN [s]
Operands:	s ∈ [0..1]
Operation:	(TOS) → PC, if s = 1 (WS) → W, (STATUS) → STATUS, (BSRS) → BSR, PCLATU, PCLATH are unchanged
Status Affected:	None
Encoding:	0000 0000 0001 001s
Description:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If s = 1, the contents of the shadow registers WS, STATUS and BSRS are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).
Words:	1
Cycles:	2
Q Cycle Activity:	
Q1	Decode operation
Q2	No operation
Q3	Process Data
Q4	pop PC from stack
	No operation

Example: RETURN

After Interrupt
PC = TOS

RLCF	Rotate Left f through Carry
Syntax:	[label] RLCF f[d][a]
Operands:	0 ≤ f ≤ 255 d ∈ [0..1] a ∈ [0..1]
Operation:	(f < n) → dest < n + 1 >, (f < 7) → C, (C) → dest < 0 >
Status Affected:	C, N, Z
Encoding:	0011 01da ffff ffff
Description:	The contents of register 'r' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is stored back in register 'r' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Decode register 'r'
Q2	Read register 'r'
Q3	Process Data
Q4	Write to destination

Example: RLCF REG, 0, 0

Before Instruction
REG = 1110 0110
C = 0

After Instruction
REG = 1110 0110
W = 1100 1100
C = 1

PIC18FXX2

RLNCF	Rotate Left f (no carry)
Syntax:	[label] RLNCF f[d][a]
Operands:	0 ≤ f ≤ 255 d ∈ [0..1] a ∈ [0..1]
Operation:	(f < n) → dest < n + 1 >, (f < 7) → dest < 0 >
Status Affected:	N, Z
Encoding:	0100 01da ffff ffff
Description:	The contents of register 'r' are rotated one bit to the left. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is stored back in register 'r' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Decode register 'r'
Q2	Read register 'r'
Q3	Process Data
Q4	Write to destination

Example: RLNCF REG, 1, 0

Before Instruction
REG = 1010 1011

After Instruction
REG = 0101 0111

RRCF	Rotate Right f through Carry
Syntax:	[label] RRCF f[d][a]
Operands:	0 ≤ f ≤ 255 d ∈ [0..1] a ∈ [0..1]
Operation:	(f < n) → dest < n - 1 >, (f < 0) → C, (C) → dest < 7 >
Status Affected:	C, N, Z
Encoding:	0011 00da ffff ffff
Description:	The contents of register 'r' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'r' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Decode register 'r'
Q2	Read register 'r'
Q3	Process Data
Q4	Write to destination

Example: RRCF REG, 0, 0

Before Instruction
REG = 1110 0110
C = 0

After Instruction
REG = 1110 0110
W = 0111 0011
C = 0

PIC18FXX2

RRNCF Rotate Right f (no carry)


Syntax: $[label] \text{ RRNCF } f[d].[a]$
Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: $(f<n>) \rightarrow \text{dest}<n-1>$,
 $(f<0>) \rightarrow \text{dest}</>$

Status Affected: N, Z
Encoding:

0100	000a	ffff	ffff
------	------	------	------

Description: The contents of register 'r' are rotated one bit to the right. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'r' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).



Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'r'	Process Data	Write to destination

Example 1:

Before Instruction
REG = 1101 0111
After Instruction
REG = 1110 1011

Example 2:

Before Instruction
W = ?
REG = 1101 0111
After Instruction
W = 1110 1011
REG = 1101 0111

SETF Set f

Syntax: $[label] \text{ SETF } f[a]$
Operands: $0 \leq f \leq 255$
 $a \in [0,1]$
Operation: $\text{FFh} \rightarrow f$
Status Affected: None
Encoding:

0110	100a	ffff	ffff
------	------	------	------

Description: The contents of the specified register are set to FFh. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'r'	Process Data	Write register 'r'

Example:

Before Instruction
REG = 0x5A
After Instruction
REG = 0xFF

SLEEP Enter SLEEP mode

Syntax: $[label] \text{ SLEEP}$
Operands: None
Operation: $00h \rightarrow \text{WDT}$,
 $0 \rightarrow \text{WDT postscaler}$,
 $1 \rightarrow \text{TO}$,
 $0 \rightarrow \text{PD}$

Status Affected: TO, PD
Encoding:

0000	0000	0000	0011
------	------	------	------

Description: The power-down status bit (PD) is cleared. The time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	Process Data	Go to sleep

Example:

Before Instruction
 $\text{TO} = ?$
 $\text{PD} = ?$
After Instruction
 $\text{TO} = 1$
 $\text{PD} = 0$

† If WDT causes wake-up, this bit is cleared.

PIC18FXX2

SUBFWB Subtract f from W with borrow

Syntax: $[label] \text{ SUBFWB } f[d].[a]$
Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$
Operation: $(W) - (f) - (\overline{C}) \rightarrow \text{dest}$
Status Affected: N, OV, C, DC, Z

Encoding:

0101	010a	ffff	ffff
------	------	------	------

Description: Subtract register 'r' and carry flag (borrow) from W (2's complement method). If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored in register 'r' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'r'	Process Data	Write to destination

Example 1:

Before Instruction
REG = 3
W = 2
C = 1
After Instruction
REG = FF
W = 2
C = 0
Z = 0
N = 1 ; result is negative

Example 2:

Before Instruction
REG = 2
W = 5
C = 1
After Instruction
REG = 2
W = 3
C = 1
Z = 0
N = 0 ; result is positive

Example 3:

Before Instruction
REG = 1
W = 2
C = 0
After Instruction
REG = 0
W = 2
C = 1
Z = 0
N = 0 ; result is zero

PIC18FXX2

SUBLW	Subtract W from literal			
Syntax:	[<i>label</i>] SUBLW <i>k</i>			
Operands:	0 ≤ <i>k</i> ≤ 255			
Operation:	<i>k</i> − (<i>W</i>) → <i>W</i>			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0000	1000	kkkk	kkkk
Description:	<i>W</i> is subtracted from the eight-bit literal ' <i>k</i> '. The result is placed in <i>W</i> .			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read literal ' <i>k</i> '	Process Data	Write to <i>W</i>

Example 1:

Before Instruction
REG = 1
W = 1
C = ?

After Instruction
W = 1 ; result is positive
C = 1
Z = 0
N = 0

Example 2:

Before Instruction
REG = 2
W = 2
C = ?

After Instruction
W = 0 ; result is zero
C = 1
Z = 1
N = 0

Example 3:

Before Instruction
REG = 3
W = 3
C = ?

After Instruction
W = FF ; (2's complement)
C = 0 ; result is negative
Z = 0
N = 1

SUBWF	Subtract W from f			
Syntax:	[<i>label</i>] SUBWF <i>f</i> [<i>d</i>] [<i>a</i>]			
Operands:	0 ≤ <i>f</i> ≤ 255 <i>d</i> ∈ {0,1} <i>a</i> ∈ {0,1}			
Operation:	(<i>f</i>) − (<i>W</i>) → <i>dest</i>			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0101	110a	ffff	ffff
Description:	Subtract <i>W</i> from register ' <i>f</i> ' (2's complement method). If ' <i>d</i> ' is 0, the result is stored in <i>W</i> . If ' <i>d</i> ' is 1, the result is stored back in register ' <i>f</i> ' (default). If ' <i>a</i> ' is 0, the Access Bank will be selected, overriding the BSR value. If ' <i>a</i> ' is 1, then the bank will be selected as per the BSR value (default).			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register ' <i>f</i> '	Process Data	Write to destination

Example 1:

Before Instruction
REG = 3
W = 2
C = ?

After Instruction
REG = 1
W = 2
C = 1 ; result is positive
Z = 0
N = 0

Example 2:

Before Instruction
REG = 2
W = 2
C = ?

After Instruction
REG = 0
W = 0 ; result is zero
C = 1
Z = 1
N = 0

Example 3:

Before Instruction
REG = 1
W = 2
C = ?

After Instruction
REG = FFh ; (2's complement)
W = 2
C = 0 ; result is negative
Z = 0
N = 1

PIC18FXX2

SUBWFB	Subtract W from f with Borrow			
Syntax:	[<i>label</i>] SUBWFB <i>f</i> [<i>d</i>] [<i>a</i>]			
Operands:	0 ≤ <i>f</i> ≤ 255 <i>d</i> ∈ {0,1} <i>a</i> ∈ {0,1}			
Operation:	(<i>f</i>) − (<i>W</i>) − (<i>C</i>) → <i>dest</i>			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0101	10da	ffff	ffff
Description:	Subtract <i>W</i> and the carry flag (borrow) from register ' <i>f</i> ' (2's complement method). If ' <i>d</i> ' is 0, the result is stored in <i>W</i> . If ' <i>d</i> ' is 1, the result is stored back in register ' <i>f</i> ' (default). If ' <i>a</i> ' is 0, the Access Bank will be selected, overriding the BSR value. If ' <i>a</i> ' is 1, then the bank will be selected as per the BSR value (default).			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register ' <i>f</i> '	Process Data	Write to destination

Example 1:

Before Instruction
REG = 0x19
W = 0x0D
C = 1

After Instruction
REG = 0x0C
W = 0x0D
C = 1
Z = 0
N = 0 ; result is positive

Example 2:

Before Instruction
REG = 0x1B
W = 0x1A
C = 0

After Instruction
REG = 0x1B
W = 0x00
C = 1
Z = 0
N = 0 ; result is zero

Example 3:

Before Instruction
REG = 0x03
W = 0x0E
C = 1

After Instruction
REG = 0xF5
W = 0x0E
C = 0
Z = 0
N = 1 ; result is negative

SWAPF	Swap f			
Syntax:	[<i>label</i>] SWAPF <i>f</i> [<i>d</i>] [<i>a</i>]			
Operands:	0 ≤ <i>f</i> ≤ 255 <i>d</i> ∈ {0,1} <i>a</i> ∈ {0,1}			
Operation:	(<i>f</i> <3:0>) → <i>dest</i> <7:4>, (<i>f</i> <7:4>) → <i>dest</i> <3:0>			
Status Affected:	None			
Encoding:	0011	10da	ffff	ffff
Description:	The upper and lower nibbles of register ' <i>f</i> ' are exchanged. If ' <i>d</i> ' is 0, the result is placed in <i>W</i> . If ' <i>d</i> ' is 1, the result is placed in register ' <i>f</i> ' (default). If ' <i>a</i> ' is 0, the Access Bank will be selected, overriding the BSR value. If ' <i>a</i> ' is 1, then the bank will be selected as per the BSR value (default).			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register ' <i>f</i> '	Process Data	Write to destination

Example:

Before Instruction
REG = 0x53
After Instruction
REG = 0x35

PIC18FXX2

TBLRD	Table Read	TBLRD	Table Read (cont'd)				
Syntax:	[label] TBLRD ('+' ; '+' ; '*' ; '+')	Example1:	TBLRD *+ ;				
Operands:	None	Before Instruction					
Operation:	if TBLRD '+' (Prog Mem (TBLPTR)) → TABLAT; TBLPTR - No Change; if TBLRD '*' (Prog Mem (TBLPTR)) → TABLAT; (TBLPTR) + 1 → TBLPTR; if TBLRD '+' (Prog Mem (TBLPTR)) → TABLAT; (TBLPTR) - 1 → TBLPTR; if TBLRD '*' (Prog Mem (TBLPTR)) → TABLAT; (TBLPTR) + 1 → TBLPTR; (Prog Mem (TBLPTR)) → TABLAT;	TABLAT TBLPTR MEMORY (0x00A356) TABLAT TBLPTR TABLAT TBLPTR TABLAT TBLPTR MEMORY (0x01A357) TABLAT TBLPTR MEMORY (0x01A358)	= 0x55 = 0x0A356 = 0x34 = 0x34 = 0x00A357 = 0x4A = 0x0A357 = 0x12 = 0x34 = 0x34 = 0x01A358 = 0x01A358				
Status Affected:	None	Example2:	TBLRD ++ ;				
Encoding:	<table border="1"> <tr> <td>0000</td><td>0000</td><td>0000</td><td>10nn nn=0 * =1 ** =2 *** =3 ****</td></tr> </table>	0000	0000	0000	10nn nn=0 * =1 ** =2 *** =3 ****	Before Instruction	
0000	0000	0000	10nn nn=0 * =1 ** =2 *** =3 ****				
Description:	This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: <ul style="list-style-type: none"> • no change • post-increment • post-decrement • pre-increment 	After Instruction					
Words:	1						
Cycles:	2						
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	No operation	No operation	No operation				
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)				

PIC18FXX2

TBLWT	Table Write	Table Write (Continued)	
Syntax:	[label] TBLWT (';', '+', '*'); ++;	Example 1: TBLWT ++;	
Operands:	None	Before Instruction TABLAT = 0x55 TBLPTR = 0x00A356 HOLDING REGISTER = 0xFF (0x00A356)	
Operation:	if TBLWT*, TBLPTR--No Change; if TBLWT+*, (TABLAT) → Holding Register; (TBLPTR)+1 → TBLPTR; if TBLWT*, (TABLAT) → Holding Register; (TBLPTR)-1 → TBLPTR; if TBLWT+*, (TBLPTR)+1 → TBLPTR; (TABLAT) → Holding Register;	After Instructions (table write completion) TABLAT = 0x55 TBLPTR = 0x00A357 HOLDING REGISTER = 0x55 (0x00A356)	
Status Affected:	None	Example 2: TBLWT ++;	
Encoding:	0000 0000 0000 11nn nn=0 * =1 ** =2 *- =3 +*	Before Instruction TABLAT = 0x34 TBLPTR = 0x01389A HOLDING REGISTER = 0xFF (0x01389A) After Instruction (table write completion) TABLAT = 0x34 TBLPTR = 0x01389B HOLDING REGISTER = 0xFF (0x01389B)	
Description:	<p>This instruction uses the 3 LSBs of the TBLPTR to determine which of the 8 holding registers the TABLAT data is written to. The 8 holding registers are used to program the contents of Program Memory (PM). See Section 5.0 for information on writing to FLASH memory.</p> <p>The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 MByte address range. The Lsb of the TBLPTR selects which byte of the program memory location to access.</p> <p>TBLPTR[0] = 0: Least Significant Byte of Program Memory Word</p> <p>TBLPTR[0] = 1: Most Significant Byte of Program Memory Word</p> <p>The TBLWT instruction can modify the value of TBLPTR as follows:</p> <ul style="list-style-type: none"> • no change • post-increment • post-decrement • pre-increment 		
Words:	1		
Cycles:	2		
Q Cycle Activity:	Q1 Q2 Q3 Q4		
No operation	No operation	No operation	No operation
No operation	No operation (Read TABLAT)	No operation	No operation (Write to Holding Register or Memory)

PIC18FXX2

TSTFSZ

Test f, skip if 0

Syntax:

[label] TSTFSZ f [a]

Operands:

0 ≤ f ≤ 255
a ∈ [0,1]

Operation:

skip if f = 0

Status Affected:

None

Encoding:

0110011a ffff ffff

Description:

If 'f' = 0, the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).

Words:

1

Cycles:

1(2)

Note:

3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

Q1 Q2 | Q3 | Q4 || No operation | No operation | No operation | No operation |

Q1 Q2 | Q3 | Q4 || No operation | No operation | No operation | No operation |

Example:

HERE TSTFSZ CNT, 1
NZERO ;
ZERO ;

Before Instruction
PC = Address (HERE)

After Instruction
If CNT = 0x00, PC = Address (ZERO)
If CNT ≠ 0x00, PC = Address (NZERO)

© 2006 Microchip Technology Inc.

DS39564C-page 251

PIC18FXX2

XORWF

Exclusive OR W with f

Syntax:

[label] XORWF f [d [a]

Operands:

0 ≤ f ≤ 255
d ∈ [0,1]
a ∈ [0,1]

Operation:

(W) .XOR. (f) → dest

Status Affected:

N, Z

Encoding:

000110da ffff ffff

Description:

Exclusive OR the contents of W with register 'f'. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in the register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).

Words:

1

Cycles:

1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example:

XORWF REG, 1, 0

Before Instruction
REG = 0xAF
W = 0xB5

After Instruction
REG = 0x1A
W = 0xB5

REG, 1, 0

DS39564C-page 252

© 2006 Microchip Technology Inc.