Simulink Design Verifier Report AHRS_voter bpotter

Simulink Design Verifier Report: AHRS_voter bpotter

Publication date 14-May-2020 12:48:36

Table of Contents

1. Summary	1
2. Analysis Information	. 2
Model Information	2
Analysis Options	. 2
Constraints	
Design Min Max Constraints	3
3. Test Objectives Status	4
Objectives Satisfied	. 4
4. Model Items	. 5
MultiportSwitch	. 5
Mid Value/MinMax3	. 5
5. Test Cases	. 6
Test Case 1	. 6
Test Case 2	. 7

Chapter 1. Summary

Analysis Information.

Model:	AHRS_voter
Mode:	Test generation

Model Representation: Cache from 14-May-2020 08:21:36

Test generation target: Model

Status: Completed normally

PreProcessing Time: 9s Analysis Time: 36s

Objectives Status.

Number of Objectives:	2
Objectives Satisfied:	2

Chapter 2. Analysis Information

Table of Contents

Model Information	į
Analysis Options	
Constraints	
Design Min Max Constraints	

Model Information

File: AHRS_voter

Version: 1.69

Time Stamp: Wed May 13 13:30:04 2020

Author: bpotter

Analysis Options

Mode: TestGeneration

Rebuild Model Representation: If Change Is Detected

Test generation target: Model

Test Suite Optimization: IndividualObjectives

Maximum Testcase Steps: 10000time steps
Test Conditions: UseLocalSettings
Test Objectives: UseLocalSettings

Model Coverage Objectives: MCDC Include Relational Boundary Objectiv- on

es:

Floating point absolute tolerance: 1.0000e-05

Floating point relative tolerance: 0.0100

Maximum Analysis Time: 300s

Block Replacement: off

Parameters Analysis: off

Include expected output values: on

Randomize data that do not affect the off

outcome:

Additional analysis to reduce instanc- on

es of rational approximation:

Save Data: on Save Harness: off Save Report: on

Constraints

Design Min Max Constraints

Name	Design Min Max Constraint
AHRS1	[-180180]
AHRS2	[-180180]
AHRS3	[-180180]

Chapter 3. Test Objectives Status

Table of Contents

Objectives Satisfied

Simulink Design Verifier found test cases that exercise these test objectives.

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
1	Decisi- on	MultiportSwitch	integer input value = 0 (o- utput is from input port 0)	35	1 [6]
2	Decisi- on	Mid_Value/MinMax3	Logic to determine output element 3 input 2 is the maximum	35	2 [7]

Chapter 4. Model Items

Table of Contents

MultiportSwitch	5
Mid Value/MinMax3	5

This section presents, for each object in the model defining coverage objectives, the list of objectives and their individual status at the end of the analysis. It should match the coverage report obtained from running the generated test suite on the model, either from the harness model or by using the sldvruntest command.

MultiportSwitch

#:	Type	Description	Status	Test Case
1		integer input value = 0 (output is from input port 0)	Satisfi- ed	1 [6]

Mid_Value/MinMax3

#:	Туре	Description	Status	Test Case
2		Logic to determine output element 3 input 2 is the maximum		2 [7]

Chapter 5. Test Cases

Table of Contents

Test Case 1	. 6
Test Case 2	. 7

This section contains detailed information about each generated test case. Some input signals are unused. Input data will not be reported for them.

Test Case 1

Summary.

Length: 0 second (1 sample period)

Objectives Satisfied: 1

Objectives.

	Ti- me		Objectives
1	0	•	integer input value = 0 (output is from input port 0)

Generated Input Data.

Time	0
Step	1
AHRS1.theta	-180
AHRS1.phi	-180
AHRS1.q	-180
AHRS1.p	-180
AHRS1.r	-180
AHRS1.valid	0
AHRS2.theta	-180
AHRS2.phi	-180
AHRS2.q	-180
AHRS2.p	-180
AHRS2.r	-180
AHRS2.valid	0
AHRS3.theta	-180
AHRS3.phi	-180
AHRS3.q	-180

Time	0
Step	1
AHRS3.p	-180
AHRS3.r	-180
AHRS3.valid	0

Expected Output. These output values are expected assuming that inputs that do not affect the test objectives (- in the table above) are given a default value - 0 for numeric types, and default value for enumerated types.

Time	0
Step	1
voted_fb	[00000]

Test Case 2

Summary.

Length: 0 second (1 sample period)

Objectives Satisfied: 1

Objectives.

	Ti- me	Objectives
1	0	Logic to determine output element 3 input 2 is the maximum

Generated Input Data.

Time	0
Step	1
AHRS1.theta	-180
AHRS1.phi	-180
AHRS1.q	-180
AHRS1.p	-180
AHRS1.r	-180
AHRS1.valid	1
AHRS2.theta	-180
AHRS2.phi	-180
AHRS2.q	-180
AHRS2.p	-180
AHRS2.r	-179
AHRS2.valid	1

Time	0
Step	1
AHRS3.theta	-180
AHRS3.phi	-180
AHRS3.q	-180
AHRS3.p	-180
AHRS3.r	-178
AHRS3.valid	1

Expected Output. These output values are expected assuming that inputs that do not affect the test objectives (- in the table above) are given a default value - 0 for numeric types, and default value for enumerated types.

Time	0
Step	1
voted_fb	[-180 -180 -179 -180 -180]