

# **Simulink Design Verifier Report**

**C:\Users\bpotter\MATLAB\Projects\A-  
RP\_DO\_Project\DO\_03\_Design\FCC\v-  
erification\design\_error\_detectio-  
ns\design\_error\FCC\_replacement.slx**

**bpotter**

**Simulink Design Verifier Report: C:\Users\bpotter\MATLAB\Projects\ARP\_DO\_Project\DO\_03\_Design\FCC\verification\design\_error-detections\design\_error\FCC\_replacement.slx**

bpotter

Publication date 13-May-2020 14:01:59

---

# Table of Contents

1. Summary .....	1
2. Analysis Information .....	2
Model Information .....	2
Analysis Options .....	2
Constraints .....	3
Design Min Max Constraints .....	3
Approximations .....	3
3. Design Error Detection Objectives Status .....	5
Objectives Valid .....	5
Objectives Undecided .....	5
4. Derived Ranges .....	7
5. Design Errors .....	11
ActuatorControl1/TypeConversion6 .....	11
ActuatorControl2/TypeConversion6 .....	11
ActuatorControl3/TypeConversion6 .....	11
Model2/MultiportSwitch .....	11

---

# Chapter 1. Summary

## Analysis Information.

Model:	FCC
Replacement Model:	C:\Users\bpotter\MATLAB\Projects\ARP_DO_Project\DO_03_Design\FCC\verification\design_error_detections\design_error\F-CC_replacement.slx
Mode:	Design error detection
Model Representation:	Built on 13-May-2020 13:56:51
Status:	Exceeded time limit
PreProcessing Time:	20s
Analysis Time:	299s

## Objectives Status.

<b>Number of Objectives:</b>	<b>14</b>
Objectives Valid:	10
Objectives Undecided:	4

---

# Chapter 2. Analysis Information

## Table of Contents

Model Information .....	2
Analysis Options .....	2
Constraints .....	3
Design Min Max Constraints .....	3
Approximations .....	3

## Model Information

File:	FCC
Version:	1.71
Time Stamp:	Mon May 11 08:00:40 2020
Author:	bpotter

## Analysis Options

Mode:	DesignErrorDetection
Rebuild Model Representation:	IfChangeIsDetected
Detect dead logic:	off
Detect active logic:	off
Detect integer overflow:	on
Detect division by zero:	on
Detect specified minimum and maximum value violations:	on
Detect out of bound array access:	on
Detect non-finite and NaN floating-point values:	off
Detect subnormal floating-point values:	off
Detect data store access violations:	off
Maximum Analysis Time:	300s
Block Replacement:	off
Parameters Analysis:	off
Include expected output values:	off
Randomize data that do not affect the outcome:	off
Additional analysis to reduce instances of rational approximation:	on
Save Data:	on

Save Harness: off  
Save Report: on

## Constraints

### Design Min Max Constraints

Name	Design Min Max Constraint
Act_Pos1	[-32768..32767]
Act_Pos2	[-32768..32767]
Act_Pos3	[-32768..32767]
AHRS1	[-180..180]
AHRS1	[-180..180]
AHRS1	[-180..180]
AHRS1	[-180..180]
AHRS1	[-180..180]
AHRS2	[-180..180]
AHRS2	[-180..180]
AHRS2	[-180..180]
AHRS2	[-180..180]
AHRS2	[-180..180]
AHRS3	[-180..180]
AHRS3	[-180..180]
AHRS3	[-180..180]
AHRS3	[-180..180]
AHRS3	[-180..180]
Pilot_theta_cmd	[-32768..32767]
Pilot_phi_cmd	[-32768..32767]
Pilot_r_cmd	[-32768..32767]

## Approximations

Simulink Design Verifier performed the following approximations during analysis. These can impact the precision of the results generated by Simulink Design Verifier. Please see the product documentation for further details.

#	Type	Description
1	Multi-instance Model reference approximation	The model being analyzed references at least one model more than once. Simulink Design Verifier copies referenced model contents into the replacement model before analysis so that coverage objectives for each instance of a model are treated separately. This differs from Model Coverage reporting

## Analysis Information

---

#	Type	Description
		that combines instances for coverage. Coverage results from simulating test cases may differ from analysis results.

---

# Chapter 3. Design Error Detection Objectives Status

## Table of Contents

Objectives Valid .....	5
Objectives Undecided .....	5

## Objectives Valid

#	Type	Model Item	Description	Analysis Time (sec)	Test Case
1	Design Range	RateTransition1	Design Range: [-0.1..0.1]	17	n/a
3	Design Range	RateTransition2	Design Range: [-0.1..0.1]	17	n/a
5	Design Range	RateTransition3	Design Range: [-0.1..0.1]	17	n/a
20	Division by zero	ActuatorControl1/TypeConversion6	Division by zero	17	n/a
37	Division by zero	ActuatorControl2/TypeConversion6	Division by zero	17	n/a
54	Division by zero	ActuatorControl3/TypeConversion6	Division by zero	17	n/a
77	Integer overflow	Model2/Sum	Overflow	17	n/a
118	Design Range	Model1/Saturation	Design Range: [-30..30]	17	n/a
121	Design Range	Model1/Saturation1	Design Range: [-30..30]	17	n/a
124	Design Range	Model1/Saturation2	Design Range: [-30..30]	17	n/a

## Objectives Undecided

Simulink Design Verifier was not able to process these objectives with the current options.



Design Error Detection Objectives Status

#	Type	Model Item	Description	Analysis Time (sec)	Test Case
21	Integer overflow	ActuatorControl1/TypeConversion6	Overflow	-1	n/a
38	Integer overflow	ActuatorControl2/TypeConversion6	Overflow	-1	n/a
55	Integer overflow	ActuatorControl3/TypeConversion6	Overflow	-1	n/a
79	Design Range	Model2/MultiportSwitch	Design Range: [-180..180]	-1	n/a

---

# Chapter 4. Derived Ranges

Signal	Derived Ranges
RateTransition1- Output 1	[-0.1..0.1]
RateTransition2- Output 1	[-0.1..0.1]
RateTransition3- Output 1	[-0.1..0.1]
Act_Pos1- Output 1	[-32768..32767]
ActuatorControl1/TypeConversion- Output 1	[-32768..32767]
ActuatorControl1/Scaling- Output 1	[-0.1..0.1]
ActuatorControl1/Sum- Output 1	[-0.2..0.2]
ActuatorControl1/Difference/UD- Output 1	[-0.2..0.2]
ActuatorControl1/Difference/Diff- Output 1	[-0.4..0.4]
ActuatorControl1/Gain- Output 1	[-0.0678..0.067801]
ActuatorControl1/Gain1- Output 1	[-0.001088..0.001088]
ActuatorControl1/Gain2- Output 1	[-0.546..0.54601]
ActuatorControl1/Integrator- Output 1	[-0.1..0.1]
ActuatorControl1/Sum1- Output 1	[-0.16889..0.16835]
ActuatorControl1/Saturation- Output 1	[-0.16889..0.16835]
ActuatorControl1/Scaling6- Output 1	[-18447..18387]
ActuatorControl1/TypeConversion6- Output 1	[-18447..18446]
Actuator1- Output 1	[-18447..18446]
Act_Pos2- Output 1	[-32768..32767]
ActuatorControl2/TypeConversion- Output 1	[-32768..32767]
ActuatorControl2/Scaling- Output 1	[-0.1..0.1]
ActuatorControl2/Sum- Output 1	[-0.2..0.2]
ActuatorControl2/Difference/UD- Output 1	[-0.2..0.2]
ActuatorControl2/Difference/Diff- Output 1	[-0.4..0.4]
ActuatorControl2/Gain- Output 1	[-0.0678..0.067801]
ActuatorControl2/Gain1- Output 1	[-0.001088..0.001088]
ActuatorControl2/Gain2- Output 1	[-0.546..0.54601]
ActuatorControl2/Integrator- Output 1	[-0.1..0.1]
ActuatorControl2/Sum1- Output 1	[-0.16889..0.16835]
ActuatorControl2/Saturation- Output 1	[-0.16889..0.16835]
ActuatorControl2/Scaling6- Output 1	[-18447..18387]
ActuatorControl2/TypeConversion6- Output 1	[-18447..18446]
Actuator2- Output 1	[-18447..18446]
Act_Pos3- Output 1	[-32768..32767]
ActuatorControl3/TypeConversion- Output 1	[-32768..32767]
ActuatorControl3/Scaling- Output 1	[-0.1..0.1]

Derived Ranges

Signal	Derived Ranges
ActuatorControl3/Sum- Output 1	[-0.2..0.2]
ActuatorControl3/Difference/UD- Output 1	[-0.2..0.2]
ActuatorControl3/Difference/Diff- Output 1	[-0.4..0.4]
ActuatorControl3/Gain- Output 1	[-0.0678..0.067801]
ActuatorControl3/Gain1- Output 1	[-0.001088..0.001088]
ActuatorControl3/Gain2- Output 1	[-0.546..0.54601]
ActuatorControl3/Integrator- Output 1	[-0.1..0.1]
ActuatorControl3/Sum1- Output 1	[-0.16889..0.16835]
ActuatorControl3/Saturation- Output 1	[-0.16889..0.16835]
ActuatorControl3/Scaling6- Output 1	[-18447..18387]
ActuatorControl3/TypeConversion6- Output 1	[-18447..18446]
Actuator3- Output 1	[-18447..18446]
Model2/Constant- Output 1	0
AHRS1- Output 1- Bus element AHRS_Bus.valid	[F..T]
AHRS1- Output 1- Bus element AHRS_Bus.theta	[-180..180]
AHRS1- Output 1- Bus element AHRS_Bus.phi	[-180..180]
AHRS1- Output 1- Bus element AHRS_Bus.r	[-180..180]
AHRS1- Output 1- Bus element AHRS_Bus.q	[-180..180]
AHRS1- Output 1- Bus element AHRS_Bus.p	[-180..180]
AHRS2- Output 1- Bus element AHRS_Bus.valid	[F..T]
AHRS2- Output 1- Bus element AHRS_Bus.theta	[-180..180]
AHRS2- Output 1- Bus element AHRS_Bus.phi	[-180..180]
AHRS2- Output 1- Bus element AHRS_Bus.r	[-180..180]
AHRS2- Output 1- Bus element AHRS_Bus.q	[-180..180]
AHRS2- Output 1- Bus element AHRS_Bus.p	[-180..180]
AHRS3- Output 1- Bus element AHRS_Bus.valid	[F..T]
AHRS3- Output 1- Bus element AHRS_Bus.theta	[-180..180]
AHRS3- Output 1- Bus element AHRS_Bus.phi	[-180..180]
AHRS3- Output 1- Bus element AHRS_Bus.r	[-180..180]
AHRS3- Output 1- Bus element AHRS_Bus.q	[-180..180]
AHRS3- Output 1- Bus element AHRS_Bus.p	[-180..180]
Model2/Sum- Output 1	[0..3]
Model2/MultiportSwitch- Output 1	[-540..540]
Model2/Single_Value/Constant- Output 1	0
Model2/Avg_Value/Constant- Output 1	0
Model2/Single_Value/Switch- Output 1	[-180..180]
Model2/Avg_Value/Switch- Output 1	[-180..180]
Pilot_theta_cmd- Output 1	[-32768..32767]

## Derived Ranges

Signal	Derived Ranges
Model1/TypeConversion- Output 1	[-32768..32767]
Model2/Mid_Value/MinMax- Output 1	[-180..180]
Model1/Scaling- Output 1	[-30.001..30]
Model2/Single_Value/Switch1- Output 1	[-180..180]
Model2/Avg_Value/Switch1- Output 1	[-180..180]
Model1/Sum- Output 1	[-570..570]
Model2/Mid_Value/MinMax1- Output 1	[-180..180]
Model1/Gain- Output 1	[-758.1..758.1]
Model2/Single_Value/Switch2- Output 1	[-180..180]
Model2/Avg_Value/Switch2- Output 1	[-180..180]
Pilot_phi_cmd- Output 1	[-32768..32767]
Model1/TypeConversion1- Output 1	[-32768..32767]
Model2/Mid_Value/MinMax2- Output 1	[-180..180]
Model2/Single_Value/Sum- Output 1	[-360..540]
Model2/Avg_Value/Sum- Output 1	[-540..540]
Model1/Scaling1- Output 1	[-30.001..30]
Model2/Mid_Value/MinMax3- Output 1	[-180..180]
Model2/Avg_Value/Gain- Output 1	[-270..270]
Model1/Sum1- Output 1	[-570..570]
Model1/Gain1- Output 1	[-49.02..49.02]
Model1/Gain2- Output 1	[-1282.5..1282.5]
Model1/Gain3- Output 1	[-678.3..678.3]
Pilot_r_cmd- Output 1	[-32768..32767]
Model1/TypeConversion2- Output 1	[-32768..32767]
Model1/Scaling2- Output 1	[-15..15]
Model1/Sum2- Output 1	[-555..555]
Model1/Gain4- Output 1	[-73.815..73.815]
Model1/Gain5- Output 1	[-1293.2..1293.2]
Model1/Integrator- Output 1	[-10..10]
Model1/Integrator1- Output 1	[-10..10]
Model1/Integrator2- Output 1	[-10..10]
Model1/Sum3- Output 1	[-768.1..768.1]
Model1/Saturation- Output 1	[-30..30]
Model1/Sum4- Output 1	[-59.02..59.02]
Model1/Saturation1- Output 1	[-30..30]
Model1/Sum5- Output 1	[-83.815..83.815]
Model1/Saturation2- Output 1	[-30..30]
Model/SOF- Output 1	[-1937.1..1937.1]

---

Derived Ranges

---

Signal	Derived Ranges
Model/Sum5- Output 1	[-1967.1..1967.1]
Model/RollOff1/s_1- Output 1	[-331.27..331.27]
Model/RollOff1/UnitDelay- Output 1	[-Inf..Inf]
Model/RollOff1/a_2_1- Output 1	[-Inf..Inf]
Model/RollOff1/SumA21- Output 1	[-Inf..Inf]
Model/RollOff1/SumB21- Output 1	{ [-Inf..Inf] NaN }
Model/Sum4- Output 1	[-811.55..811.55]
Model/RollOff2/s_1- Output 1	[-136.67..136.67]
Model/RollOff2/UnitDelay- Output 1	[-Inf..Inf]
Model/RollOff2/a_2_1- Output 1	[-Inf..Inf]
Model/RollOff2/SumA21- Output 1	[-Inf..Inf]
Model/RollOff2/SumB21- Output 1	{ [-Inf..Inf] NaN }
Model/Sum6- Output 1	[-1200.8..1200.8]
Model/RollOff3/s_1- Output 1	[-202.23..202.23]
Model/RollOff3/UnitDelay- Output 1	[-Inf..Inf]
Model/RollOff3/a_2_1- Output 1	[-Inf..Inf]
Model/RollOff3/SumA21- Output 1	[-Inf..Inf]
Model/RollOff3/SumB21- Output 1	{ [-Inf..Inf] NaN }
Model/Gain- Output 1	{ [-Inf..Inf] NaN }
Model/Saturation- Output 1	[-0.1..0.1]

---

# Chapter 5. Design Errors

## Table of Contents

ActuatorControl1/TypeConversion6 .....	11
ActuatorControl2/TypeConversion6 .....	11
ActuatorControl3/TypeConversion6 .....	11
Model2/MultiportSwitch .....	11

## ActuatorControl1/TypeConversion6

### Summary.

Model Item: ActuatorControl1/TypeConversion6  
Type: Overflow  
Status: Undecided

## ActuatorControl2/TypeConversion6

### Summary.

Model Item: ActuatorControl2/TypeConversion6  
Type: Overflow  
Status: Undecided

## ActuatorControl3/TypeConversion6

### Summary.

Model Item: ActuatorControl3/TypeConversion6  
Type: Overflow  
Status: Undecided

## Model2/MultiportSwitch

### Summary.

Model Item: Model2/MultiportSwitch  
Type: Design Range: [-180..180]  
Status: Undecided