FCC Design Description bpotter

FCC: Design Description bpotter

Publication date 11-May-2020 08:58:07 Copyright © 2020

Table of Contents

1.	Model Version	1
2.	Root System	2
	2.1. Description	
	2.2. Interface	2
	2.2.1. Input Signals	2
	2.2.2. Output Signals	4
	2.3. Blocks	4
	2.3.1. Parameters	
	2.3.2. Block Execution Order	16
3.	System Design Variables	17
	3.1. Design Variable Summary	
	3.2. Design Variable Details	
4.	Requirements	21
	4.1. Model Information for "FCC"	
	4.2. Document Summary for "FCC"	21
	4.3. System - FCC	
	4.4. Systems in "FCC" that have no links to requirements	
	System Model Configuration	
	Glossary	
7.	About this Report	57
	7.1. Report Overview	57
	7.2. Root System Description	. 57
	7.3. Subsystem Descriptions	58
	7.4. State Chart Descriptions	58

List of Figures

List of Tables

2.1	2
2.2	3
2.3	3
2.4.	
2.5	3
2.6.	
2.7.	
2.8.	
2.9.	
2.10.	
2.11.	
2.12.	
2.13. "Act Pos1" Parameters	
2.14. "Act_Pos2" Parameters	
2.15. "Act Pos3" Parameters	
-	
2.16. "Actuator1" Parameters	
2.17. "Actuator2" Parameters	
2.18. "Actuator3" Parameters	
2.19. "ActuatorControl1" Parameters	
2.20. "ActuatorControl2" Parameters	
2.21. "ActuatorControl3" Parameters	
2.22. "AHRS1" Parameters	
2.23. "AHRS2" Parameters	
2.24. "AHRS3" Parameters	
2.25. "Demux" Parameters	
2.26. "Model" Parameters	
2.27. "Model1" Parameters	. 13
2.28. "Model2" Parameters	. 13
2.29. "Pilot_phi_cmd" Parameters	14
2.30. "Pilot_r_cmd" Parameters	. 14
2.31. "Pilot_theta_cmd" Parameters	
2.32. "RateTransition1" Parameters	
2.33. "RateTransition2" Parameters	
2.34. "RateTransition3" Parameters	
3.1. Design Variables	
3.2. AHRS Bus	
3.3. AHRS_Bus.Elements(1)	
3.4. AHRS_Bus.Elements(2)	
3.5. AHRS Bus.Elements(3)	
3.6. AHRS Bus.Elements(4)	
3.7. AHRS Bus.Elements(5)	
3.8. AHRS Bus.Elements(6)	
3.9. AHRS Bus.Elements(7)	
4.1. FCC Version Information	
4.2. Requirements documents linked in model	
4.3. Blocks in "FCC" that have requirements	22
4.4. Objects in "FCC" that are not linked to requirements	
4.5. Systems and subsystem blocks in "FCC" that have no links to requirements	
5.1. FCC Configuration Set	
5.2. FCC Configuration Set.Components(1)	
5.3. FCC Configuration Set.Components(2)	. 28

5.4. FCC Configuration Set.Components(3)	29
5.5. FCC Configuration Set.Components(4)	31
5.6. FCC Configuration Set.Components(5)	33
5.7. FCC Configuration Set.Components(6)	35
5.8. FCC Configuration Set.Components(7)	35
5.9. FCC Configuration Set.Components(8)	36
5.10. FCC Configuration Set.Components(9)	38
5.11. FCC Configuration Set.Components(10)	39
5.12. FCC Configuration Set.Components(11)	
5.13. FCC Configuration Set.Components(12)	
5.14. FCC Configuration Set.Components(8).CodeCoverageSettings	
5.15. FCC Configuration Set.Components(8).Components(1)	41
5.16. FCC Configuration Set.Components(8).Components(2)	
5.17. FCC Configuration Set.Components(8).Components(2).ReplacementTypes	
5.18. HDL Coder	

Chapter 1. Model Version

Version: 1.71

Last modified: Mon May 11 08:00:40 2020


Checksum: 954911319 2538428160 3560790075 1061014532

Chapter 2. Root System

Table of Contents

2.1.	Description	2
2.2.	Interface	2
	2.2.1. Input Signals	
	2.2.2. Output Signals	
	Blocks	
	2.3.1. Parameters	4
	2.3.2. Block Execution Order	16

Figure 2.1. FCC



2.1. Description

This model represents a flight control system for a helicopter that controls pitch attitude, roll attitude and yaw rate based on pilot inputs from the cyclic and pedals. The flight control computer also closes the loop on three hydrualic actuators and has sensor inputs from three Attitude/Heading Reference Systems.

2.2. Interface

2.2.1. Input Signals

Table 2.1.

Description:

Data Type: AHRS_Bus

Width: 1

Dimensions: [1 1]

Table 2.2.

Description:

Data Type: AHRS_Bus

Width: 1

Dimensions: [1 1]

Table 2.3.

Description:

Data Type: AHRS_Bus

Width: 1

Dimensions: [11]

Table 2.4.

Description:

Data Type: int16

Width: 1

Dimensions: [1 1]

Table 2.5.

Description:

Data Type: int16

Width: 1

Dimensions: [1 1]

Table 2.6.

Description:

Data Type: int16

Width: 1

Dimensions: [1 1]

Table 2.7.

Description:

Data Type: int16

Width: 1

Dimensions: [1 1]

Table 2.8.

Description:

Data Type: int16

Width: 1

Dimensions: [11]

Table 2.9.

Description: Data Type: int16

Width: 1

Dimensions: [1 1]

2.2.2. Output Signals

Table 2.10.

Description:

Data Type: int16

Width: 1

Dimensions: [1 1]

Table 2.11.

Description:

Data Type: int16

Width: 1

Dimensions: [11]

Table 2.12.

Description:

Data Type: int16

Width: 1

Dimensions: [1 1]

2.3. Blocks

2.3.1. Parameters

2.3.1.1. "Act_Pos1" (Inport)

$Table~2.13.~"Act_Pos1"~Parameters$

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	1

Parameter	Value
Sample time (-1 for inherited)	0.001
Minimum	-32768
Maximum	32767
Data type	int16

2.3.1.2. "Act_Pos2" (Inport)

Table 2.14. "Act_Pos2" Parameters

Parameter	Value
Port number	2
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.001
Minimum	-32768
Maximum	32767
Data type	int16

2.3.1.3. "Act_Pos3" (Inport)

Table 2.15. "Act_Pos3" Parameters

Parameter	Value
Port number	3
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.001
Minimum	-32768
Maximum	32767
Data type	int16

2.3.1.4. "Actuator1" (Outport)

Table 2.16. "Actuator1" Parameters

Parameter	Value
Port number	1

Parameter	Value
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector parameters as 1-D	off

2.3.1.5. "Actuator2" (Outport)

Table 2.17. "Actuator2" Parameters

Parameter	Value
Port number	2
Icon display	Port number
Minimum	
Maximum	

Parameter	Value
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector par- ameters as 1-D	off

2.3.1.6. "Actuator3" (Outport)

Table 2.18. "Actuator3" Parameters

Parameter	Value
Port number	3
Icon display	Port number
Minimum	О
Maximum	0
Data type	Inherit: auto
Lock output data ty- pe setting against	off

Parameter	Value
changes by the fixe- d-point tools	
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector parameters as 1-D	off

2.3.1.7. "ActuatorControl1" (ModelReference)

Table 2.19. "ActuatorControl1" Parameters

Parameter	Value
Model name	ActuatorLoop
	ActuatorLoop.slx
	ActuatorLoop
Model arguments	Kp,Kd,Ki
Model argument values (for this instance)	Kd: '0.00272' Ki: '2.73' Kp: '0.339'
Simulation mode	Normal
Show model initialize port	off

Parameter	Value
Show model reset ports	off
Show model terminate port	off
Schedule rates	off
Schedule rates with	Ports
	on
Code interface	Model reference
Variant	off
Generate preprocess- or conditionals	off
Base sample time(-1 for inherited)	-1
Model argument values (for this instance)	0.00272,2.73,0.339
Model argument values (for this instance)	[3x1 struct w/ fields: Name, Value, Path, Argument]

2.3.1.8. "ActuatorControl2" (ModelReference)

Table 2.20. "ActuatorControl2" Parameters

Parameter	Value
Model name	ActuatorLoop
	ActuatorLoop.slx
	ActuatorLoop
Model arguments	Kp,Kd,Ki
Model argument values (for this instance)	Kd: '0.00272' Ki: '2.73' Kp: '0.339'
Simulation mode	Normal
Show model initialize port	off
Show model reset ports	off
Show model terminate port	off
Schedule rates	off
Schedule rates with	Ports
	on
Code interface	Model reference

Parameter	Value
Variant	off
Generate preprocess- or conditionals	off
Base sample time(-1 for inherited)	-1
Model argument values (for this instance)	
Model argument values (for this instance)	[3x1 struct w/ fields: Name, Value, Path, Argument]

2.3.1.9. "ActuatorControl3" (ModelReference)

Table 2.21. "ActuatorControl3" Parameters

Parameter	Value
Model name	ActuatorLoop
	ActuatorLoop.slx
	ActuatorLoop
Model arguments	Kp,Kd,Ki
Model argument values (for this instance)	Kd: '0.00272' Ki: '2.73' Kp: '0.339'
Simulation mode	Normal
Show model initialize port	off
Show model reset ports	off
Show model terminate port	off
Schedule rates	off
Schedule rates with	Ports
	on
Code interface	Model reference
Variant	off
Generate preprocess- or conditionals	off
Base sample time(-1 for inherited)	-1
Model argument values (for this instance)	0.00272,2.73,0.339
Model argument values (for this instance)	[3x1 struct w/ fields: Name, Value, Path, Argument]

2.3.1.10. "AHRS1" (Inport)

Table 2.22. "AHRS1" Parameters

Parameter	Value
Port number	7
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	
Maximum	
Data type	Bus: AHRS_Bus

2.3.1.11. "AHRS2" (Inport)

Table 2.23. "AHRS2" Parameters

Parameter	Value
Port number	8
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	
Maximum	
Data type	Bus: AHRS_Bus

2.3.1.12. "AHRS3" (Inport)

Table 2.24. "AHRS3" Parameters

Parameter	Value
Port number	9
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	
Maximum	0

Parameter	Value
Data type	Bus: AHRS_Bus

2.3.1.13. "Demux" (Demux)

Table 2.25. "Demux" Parameters

Parameter	Value
Number of outputs	3
Display option	bar
Bus selection mode	off

2.3.1.14. "Model" (ModelReference)

Table 2.26. "Model" Parameters

Parameter	Value			
Model name	Heli_inner_loop			
	eli_inner_loop.slx			
	Heli_inner_loop			
Model argument values (for this instance)	struct with no fields.			
Simulation mode	Normal			
Show model initialize port	ize off			
Show model reset ports	odel reset po-			
Show model terminate port	off			
Schedule rates	off			
Schedule rates with	Ports			
	on			
Code interface	Model reference			
Variant	off			
Generate preprocess- or conditionals	off			
Base sample time(-1 for inherited)	-1			

2.3.1.15. "Model1" (ModelReference)

Table 2.27. "Model1" Parameters

Parameter	Value			
Model name	Heli_outer_loop			
	Heli_outer_loop.slx			
	Heli_outer_loop			
Model argument values (for this instance)	struct with no fields.			
Simulation mode	Normal			
Show model initialize off port				
Show model reset po- rts				
Show model terminate port	off			
Schedule rates	off			
Schedule rates with	Ports			
	on			
Code interface	Model reference			
Variant	off			
Generate preprocess- or conditionals	off			
Base sample time(-1 for inherited)	-1			

2.3.1.16. "Model2" (ModelReference)

Table 2.28. "Model2" Parameters

Parameter	Value			
Model name	AHRS_voter			
	AHRS_voter.slx			
	AHRS_voter			
Model argument values (for this instance)	struct with no fields.			
Simulation mode	Normal			
Show model initialize port	off			
Show model reset ports	off			

Parameter	Value
Show model terminate port	off
Schedule rates	off
Schedule rates with	Ports
	on
Code interface	Model reference
Variant	off
Generate preprocess- or conditionals	off
Base sample time(-1 for inherited)	-1

2.3.1.17. "Pilot_phi_cmd" (Inport)

Table 2.29. "Pilot_phi_cmd" Parameters

Parameter	Value
Port number	5
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	-32768
Maximum	32767
Data type	int16

2.3.1.18. "Pilot_r_cmd" (Inport)

Table 2.30. "Pilot_r_cmd" Parameters

Parameter	Value
Port number	6
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	-32768
Maximum	32767
Data type	int16

2.3.1.19. "Pilot_theta_cmd" (Inport)

Table 2.31. "Pilot_theta_cmd" Parameters

Parameter	Value
Port number	4
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	-32768
Maximum	32767
Data type	int16

2.3.1.20. "RateTransition1" (RateTransition)

Table 2.32. "RateTransition1" Parameters

Parameter	Value
Ensure data integrity during data transfer	on
Ensure deterministic data transfer (maximum delay)	on
Initial conditions	0
Output port sample time options	Specify
Sample time multiple(>0)	1
Output port sample time	0.001

2.3.1.21. "RateTransition2" (RateTransition)

Table 2.33. "RateTransition2" Parameters

Parameter	Value
Ensure data integrity during data transfer	on
Ensure deterministic data transfer (maxi- mum delay)	on
Initial conditions	0

Parameter	Value
Output port sample time options	Specify
Sample time multiple(>0)	1
Output port sample time	0.001

2.3.1.22. "RateTransition3" (RateTransition)

Table 2.34. "RateTransition3" Parameters

Parameter	Value
Ensure data integrity during data transfer	on
Ensure deterministic data transfer (maximum delay)	on
Initial conditions	0
Output port sample time options	Specify
Sample time multiple(>0)	1
Output port sample time	0.001

2.3.2. Block Execution Order

"FCC" is a multitasking model. Block execution order is not available for multitasking models.

Chapter 3. System Design Variables

Table of Contents

3.1.	Design	Variable	Summary	 17
3.2.	Design	Variable	Details	17

3.1. Design Variable Summary

Table 3.1. Design Variables

Variable Name	Parent Blocks	Size	Bytes	Class	Value
AHRS_B- us	AHRS1 [11] AHRS2 [11] AHRS3 [11] Model2 [13]	1x1	686	Simulink- .Bus	< Simulink.Bus>

3.2. Design Variable Details

Table 3.2. AHRS_Bus

Property	Value
Alignment	-1
Elements	[AHRS_Bus.Elements(1) [17], AHRS_Bus.Elements(2) [18], AHRS_Bus.Elements-(3) [18], AHRS_Bus.Elements(4) [18], AHRS_Bus.Elements(5) [19], AHRS_Bus.Elements(6) [19], AHRS_Bus.Elements(-7) [19]]
Description	
DataScope	Auto
HeaderFile	

Table 3.3. AHRS_Bus.Elements [17](1)

Property	Value
Min	-180
Max	180
DimensionsMode	Fixed
SampleTime	-1
Description	Pitch angle

Unit	deg
Name	theta
DataType	double
Complexity	real
Dimensions	1

Table 3.4. AHRS_Bus.Elements [17](2)

Property	Value
Min	-180
Max	180
DimensionsMode	Fixed
SampleTime	-1
Description	Roll angle
Unit	deg
Name	phi
DataType	double
Complexity	real
Dimensions	1

Table 3.5. AHRS_Bus.Elements [17](3)

Property	Value
Min	0
Max	360
DimensionsMode	Fixed
SampleTime	-1
Description	Heading angle
Unit	deg
Name	psi
DataType	double
Complexity	real
Dimensions	1

Table 3.6. AHRS_Bus.Elements [17](4)

Property	Value
Min	-180

Max	180
DimensionsMode	Fixed
SampleTime	-1
Description	Pitch rate
Unit	deg/sec
Name	q
DataType	double
Complexity	real
Dimensions	1

Table 3.7. AHRS_Bus.Elements [17](5)

Property	Value
Min	-180
Max	180
DimensionsMode	Fixed
SampleTime	-1
Description	Roll rate
Unit	deg/sec
Name	p
DataType	double
Complexity	real
Dimensions	1

Table 3.8. AHRS_Bus.Elements [17](6)

Property	Value
Min	-180
Max	180
DimensionsMode	Fixed
SampleTime	-1
Description	Yaw rate
Unit	deg/sec
Name	r
DataType	double
Complexity	real
Dimensions	1

Table 3.9. AHRS_Bus.Elements [17](7)

Property	Value
Min	0
Max	1
DimensionsMode	Fixed
SampleTime	-1
Description	
Unit	
Name	valid
DataType	boolean
Complexity	real
Dimensions	1

Used by Blocks:

- FCC/AHRS1 [11]
- FCC/AHRS2 [11]
- FCC/AHRS3 [11]
- FCC/Model2 [13]

Resolved in: data dictionary (HeliSystemDD.sldd)

Chapter 4. Requirements

Table of Contents

4.1. Model Information for "FCC"	21
4.2. Document Summary for "FCC"	21
4.3. System - FCC	2.
4.4. Systems in "FCC" that have no links to requirements	25

4.1. Model Information for "FCC"

Table 4.1. FCC Version Information


ModelVer- sion	1.71	ConfigurationM- anager	N/A
Created	Thu Mar 26 15:42:00 2015	Creator	bpotter
LastModi- fiedDate	Mon May 11 08:00:40 20- 20	LastModifiedBy	bpotter

4.2. Document Summary for "FCC"

Table 4.2. Requirements documents linked in model

ID	Artifact names stored by RMI	Last modified	# li- nks
DO- C1	HelicopterSoftwareRequirements.slreqx [http://loc- alhost:31415/matlab/feval/rmi.navigate?arguments- =[%22linktype_rmi_slreq%22,%22HelicopterSoftw- areRequirements.slreqx%22,%22%22,%22FCC%22]]	18	23

4.3. System - FCC



Show in Simulink [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22-FCC%22,%22%22]]

Table 4.3. Blocks in "FCC" that have requirements

Linked Object	Requirements Data	
Act_Pos1 [http://local-host:31415/matlab/fev-al/rmiobjnavigate?ar-guments=[%22FCC%2-2,%22:1%22]]	1. "HLR_2: Hydraulic Actuator Feedback (HelicopterSoftwareRequirements#6)"	HelicopterSoftwareRequirements.slreqx, at "6" [http://localhost:-31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%226-%22,%22FCC%22]]
Act_Pos2 [http://local-host:31415/matlab/fev-al/rmiobjnavigate?ar-guments=[%22FCC%2-2,%22:8%22]]	"HLR_2 : Hydraulic Actuator Feedback (HelicopterSoftwareRequirements#6)"	HelicopterSoftwareRequirements.slreqx, at "6" [http://localhost:-31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%226-%22,%22FCC%22]]
Act_Pos3 [http://local-host:31415/matlab/fev-al/rmiobjnavigate?arguments=[%22FCC%2-2,%22:9%22]]	1. "HLR_2: Hydraulic Actuator Feedback (HelicopterSoftwareRequirements#6)"	HelicopterSoftwareRequirements.slreqx, at "6" [http://localhost:-31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%226-%22,%22FCC%22]]
Actuator1 [http://loca-lhost:31415/matlab/fe-val/rmiobjnavigate?ar-guments=[%22FCC%2-2,%22:2%22]]	1. "HLR_3: Hydraulic Actuator Drive (HelicopterSoftwareRequiremen- ts#7)"	
Actuator2 [http://loca-lhost:31415/matlab/fe-val/rmiobjnavigate?ar-guments=[%22FCC%2-2,%22:5%22]]	1. "HLR_3: Hydraulic Actuator Drive (HelicopterSoftwareRequiremen- ts#7)"	
Actuator3 [http://loca-lhost:31415/matlab/fe-val/rmiobjnavigate?ar-guments=[%22FCC%2-2,%22:7%22]]	1. "HLR_3: Hydraulic Actuator Drive (HelicopterSoftwareRequiremen- ts#7)"	

Linked Object	Rec	quirements Data	
ActuatorControl1 [http-://localhost:31415/mat-lab/feval/rmiobjnavig-ate?arguments=[%22F-CC%22,%22:3%22]]	1.	"HLR_4: Hydraulic Actuator Loop Control (HelicopterSoftwareReq- uirements#8)"	HelicopterSoftwareRequirements.slreqx, at "8" [http://localhost:-31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%228-%22,%22FCC%22]]
ActuatorControl2 [http-://localhost:31415/mat-lab/feval/rmiobjnavig-ate?arguments=[%22F-CC%22,%22:4%22]]	1.	"HLR_4: Hydraulic Actuator Loop Control (HelicopterSoftwareReq- uirements#8)"	HelicopterSoftwareRequirements.slreqx, at "8" [http://localhost:-31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%228-%22,%22FCC%22]]
ActuatorControl3 [http:://localhost:31415/mat-lab/feval/rmiobjnavig-ate?arguments=[%22F-CC%22,%22:6%22]]	1.	"HLR_4: Hydraulic Actuator Loop Control (HelicopterSoftwareReq- uirements#8)"	HelicopterSoftwareRequirements.slreqx, at "8" [http://localhost:-31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%228-%22,%22FCC%22]]
AHRS1 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?arg- uments=[%22FCC%2- 2,%22:19%22]]	1.	"HLR_10: AHRS Input Signal Processing (HelicopterSoftwareRequirements#14)"	
AHRS2 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?arg- uments=[%22FCC%2- 2,%22:21%22]]	1.	"HLR_10: AHRS Input Signal Processing (HelicopterSoftwareRequirements#14)"	HelicopterSoftwareRequirements.slreqx, at "14" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-4%22,%22FCC%22]]
AHRS3 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?arg- uments=[%22FCC%2- 2,%22:23%22]]	1.	"HLR_10: AHRS Input Signal Processing (HelicopterSoftwareRequirements#14)"	
Model [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?arg- uments=[%22FCC%2- 2,%22:28%22]]	1.	"HLR_5: Multi-Variable Inner Lo- op Control (HelicopterSoftwareR- equirements#9)"	HelicopterSoftwareRequirements.slreqx, at "9" [http://localhost:-31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwar-

Linked Object	Re	quirements Data	
			eRequirements.slreqx%22,%229- %22,%22FCC%22]]
Model1 [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22FCC%2-2,%22:29%22]]	1.	"HLR_6: Pitch Outer Loop Control (HelicopterSoftwareRequiremen- ts#10)"	
	2.	"HLR_7: Roll Outer Loop Control (HelicopterSoftwareRequiremen- ts#11)"	HelicopterSoftwareRequirements.slreqx, at "11" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-1%22,%22FCC%22]]
	3.	"HLR_8: Yaw Outer Loop Control (HelicopterSoftwareRequiremen- ts#12)"	HelicopterSoftwareRequirements.slreqx, at "12" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-2%22,%22FCC%22]]
Model2 [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22FCC%2-2,%22:31%22]]	1.	"HLR_9 : AHRS Validity Check (HelicopterSoftwareRequirements#-13)"	
	2.	"HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-5%22,%22FCC%22]]
	3.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22FCC%22]]
	4.	"HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequirements#17)"	HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwar-

Linked Object Requirements Data		
		eRequirements.slreqx%22,%221-7%22,%22FCC%22]]
Pilot_phi_cmd [http:-//localhost:31415/mat-lab/feval/rmiobjnavig-ate?arguments=[%22F-CC%22,%22:15%22]]	1. "HLR_1: Pilot Input Signal Processing (HelicopterSoftwareRequirements#5)"	
Pilot_r_cmd [http://loc- alhost:31415/matlab/fe- val/rmiobjnavigate?ar- guments=[%22FCC%2- 2,%22:17%22]]	1. "HLR_1: Pilot Input Signal Processing (HelicopterSoftwareRequirements#5)"	
Pilot_theta_cmd [http-://localhost:31415/mat-lab/feval/rmiobjnavig-ate?arguments=[%22F-CC%22,%22:13%22]]	1. "HLR_1: Pilot Input Signal Processing (HelicopterSoftwareRequirements#5)"	<u> </u>

Table 4.4. Objects in "FCC" that are not linked to requirements

Name	Туре
Demux	Demux
ModelInfo	SubSystem
RateTransition1	RateTransition
RateTransition2	RateTransition
RateTransition3	RateTransition

4.4. Systems in "FCC" that have no links to requirements

Table 4.5. Systems and subsystem blocks in "FCC" that have no links to requirements

Model or subsystem block	Children with links
FCC	18 out of 23

Chapter 5. System Model Configuration

Source: Model Source Name: FCC

Table 5.1. FCC Configuration Set

Property	Value
Description	
Components	[FCC Configuration Set.Components(1) [-27], FCC Configuration Set.Components(2) [28], FCC Configuration Set.Components(3) [29], FCC Configuration Set.Components(4) [31], FCC Configuration Set.Components(5) [33], FCC Configuration Set.Components(6) [35], FCC Configuration Set.Components(7) [35], FCC Configuration Set.Components(8) [36], FCC Configuration Set.Components(9) [-38], FCC Configuration Set.Component-s(10) [39], FCC Configuration Set.Components(11) [39], FCC Configuration Set.Components(12) [39]]
Name	Configuration

Table 5.2. FCC Configuration Set.Components [27](1)

Property	Value
Name	Solver
Description	
Components	
StartTime	0.0
StopTime	10.0
AbsTol	auto
AutoScaleAbsTol	on
FixedStep	0.001
InitialStep	auto
MaxOrder	5
ZcThreshold	auto
ConsecutiveZCsStepRelTol	10*128*eps
MaxConsecutiveZCs	1000
ExtrapolationOrder	4

NumberNewtonIterations	1
MaxStep	auto
MinStep	auto
MaxConsecutiveMinStep	1
RelTol	1e-3
EnableMultiTasking	on
ConcurrentTasks	off
Solver	FixedStepDiscrete
SolverName	FixedStepDiscrete
SolverType	Fixed-step
SolverJacobianMethodControl	auto
ShapePreserveControl	DisableAll
ZeroCrossControl	UseLocalSettings
ZeroCrossAlgorithm	Nonadaptive
SolverResetMethod	Fast
PositivePriorityOrder	off
AutoInsertRateTranBlk	off
SampleTimeConstraint	Unconstrained
InsertRTBMode	Whenever possible
SampleTimeProperty	
DecoupledContinuousIntegration	off
MinimalZcImpactIntegration	off
SolverOrder	3

Table 5.3. FCC Configuration Set.Components [27](2)

Property	Value
Name	Data Import/Export
Description	
Components	
Decimation	1
ExternalInput	[t, u]
FinalStateName	xFinal
InitialState	xInitial
LimitDataPoints	on
MaxDataPoints	1000
LoadExternalInput	off
LoadInitialState	off
SaveFinalState	off
SaveOperatingPoint	off

SaveFormat	Dataset
SaveOutput	on
SaveState	off
SignalLogging	on
DSMLogging	on
InspectSignalLogs	off
SaveTime	on
ReturnWorkspaceOutputs	off
StateSaveName	xout
TimeSaveName	tout
OutputSaveName	yout
SignalLoggingName	logsout
DSMLoggingName	dsmout
OutputOption	RefineOutputTimes
OutputTimes	
ReturnWorkspaceOutputsName	out
Refine	1
LoggingToFile	off
DatasetSignalFormat	timeseries
LoggingFileName	out.mat
LoggingIntervals	[-inf, inf]

Table 5.4. FCC Configuration Set.Components [27](3)

Property	Value
Name	Optimization
Description	
Components	
BlockReduction	off
BooleanDataType	on
ConditionallyExecuteInputs	on
DefaultParameterBehavior	Inlined
InlineParams	on
UseDivisionForNetSlopeComputation	on
GainParamInheritBuiltInType	off
UseFloatMulNetSlope	off
DefaultUnderspecifiedDataType	double
UseSpecifiedMinMax	off
InlineInvariantSignals	off
OptimizeBlockIOStorage	on

StrengthReduction off AdvancedOptControl -SLCI ExpressionFolding on BooleansAsBitfields off BitfieldContainerType uint_T EnableMemcpy on MemcpyThreshold 64 PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 LocalBlockOutputs on RollThreshold 5 StateBitsets off DataBitsets off Da	BufferReuse	on
StrengthReduction off AdvancedOptControl -SLCI ExpressionFolding on BooleansAsBitfields off BitfieldContainerType uint_T EnableMemcpy on MemcpyThreshold 64 PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 LocalBlockOutputs on RollThreshold 5 StateBitsets off DataBitsets off Da	GlobalBufferReuse	on
AdvancedOptControl ExpressionFolding BooleansAsBitfields BitfieldContainerType Uint_T EnableMemcpy On MemcpyThreshold PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 LocalBlockOutputs On RollThreshold StateBitsets Off DataBitsets Off ActiveStateOutputAumStorageType ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection EfficientFloatzIntCast EfficientMapNaN2IntZero LifeSpan EvaledLifeSpan Inf MaxStackSize BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeDataStoreBuffers UseRowMajorAlgorithm OptimizationAclevel OptimizationLevel OptimizationLevel OptimizationCustomize LabelGuidedReuse Off Diff DifficientSquare On DifficientSizetSuffers On DifficientSizetSufferReuse Off OptimizationCoustomize On DifficientSizetSufferReuse Off OptimizationCevel OptimizationCevel OptimizationCevel OptimizationCevel OptimizationCustomize On LabelGuidedReuse Off	GlobalVariableUsage	None
ExpressionFolding BooleansAsBitfields BitfieldContainerType Uint_T EnableMemcpy On MemcpyThreshold PassReuseOutputArgsAs PassReuseOutputArgsThreshold LocalBlockOutputs On RollThreshold StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection EfficientFloat2IntCast EfficientMapNaN2IntZero LifeSpan EvaledLifeSpan Inf MaxStackSize BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeDataStoreBuffers OptimizeDataStoreBuffers UseRowMajorAlgorithm OptimizationLevel OptimizationLevel OptimizationCustomize LabelGuidedReuse On Limit Salance On DifferentSizesBuffereuse Off OptimizationCave OptimizationLevel OptimizationPriority Balanced OptimizationCustomize LabelGuidedReuse On Commonwere Data Structure reference Nor Lint_T Structure reference Actucture reference Actucture reference Nor Lint_T Native Integer Native Integer On	StrengthReduction	off
BooleansAsBitfields BitfieldContainerType Uint_T EnableMemcpy On MemcpyThreshold G4 PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 LocalBlockOutputs On RollThreshold 5 StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType Native Integer ZeroExternalMemoryAtStartup On InitFltsAndDblsToZero NoFixptDivByZeroProtection EfficientFloat2IntCast EfficientMapNaN2IntZero Uinf EfficientMapNaN2IntZero Uinf MaxStackSize BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BushAssignmentInplaceUpdate OptimizeDataStoreBufferReuse UseRowMajorAlgorithm OptimizationLevel OptimizationPlowinization Customize LabelGuidedReuse Off OptimizationCustomize OptimizationCustomize LabelGuidedReuse Off OptimizationCustomize	AdvancedOptControl	-SLCI
BitfieldContainerType EnableMemcpy On MemcpyThreshold PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 LocalBlockOutputs on RollThreshold 5 StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType ZeroExternalMemoryAtStartup InitFitsAndDbisToZero NoFixptDivByZeroProtection EfficientFloat2IntCast on EfficientMapNaN2IntZero LifeSpan Inf MaxStackSize BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BusAssignmentInplaceUpdate OptimizationLevel OptimizationLevel OptimizationCustomize LabelGuidedReuse On IntLTTA On On On On On On On On On O	ExpressionFolding	on
EnableMemcpy MemcpyThreshold PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 LocalBlockOutputs on RollThreshold StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection EfficientFloat2IntCast EfficientMapNaN2IntZero LifeSpan MaxStackSize BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BusAssignmentInplaceUpdate DifferentSizesBufferReuse Off UserowMajorAlgorithm Off OptimizationLevel OptimizationCustomize LabelGuidedReuse On Get Buscassignmenter OptimizationCustomize On Committed the service off CoptimizationCustomize On Committed the service off OptimizationCustomize O	BooleansAsBitfields	off
MemcpyThreshold PassReuseOutputArgsAs Structure reference PassReuseOutputArgsThreshold 12 LocalBlockOutputs on RollThreshold 5 StateBitsets off DataBitsets Off ActiveStateOutputEnumStorageType ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection PfficientFloat2IntCast Off LifeSpan Inf EvaledLifeSpan Inf MaxStackSize BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BusAssignmentInplaceUpdate DifferentSizesBufferReuse OptimizationPriority Balanced OptimizationCustomize LabelGuidedReuse Off OptimizationCustomize LabelGuidedReuse On LabelGuidedReuse Off OptimizationCestomize LabelGuidedReuse On Structure reference Structure reference Structure reference 12 Natructure reference Noructure reference Natructure reference Natructure reference Noructure reference Natructure reference Noructure reference Naticule Reference Off Optimizetonute reference Optimizeton	BitfieldContainerType	uint_T
PassReuseOutputArgsAs PassReuseOutputArgsThreshold LocalBlockOutputs on RollThreshold StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection FfficientFloat2IntCast on EfficientMapNaN2IntZero LifeSpan Inf MaxStackSize Inf BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BusAssignmentInplaceUpdate DifferentSizesBufferReuse UseldCifeCientProivty DataBitsets On DataBitsets On On NoFixptDivByZeroProtection Off OptimizeDotimizeTore Off DifferentSizesBufferReuse Off OptimizeDataStoreBuffers On DifferentSizesBufferReuse Off OptimizationLevel OptimizationPriority Balanced OptimizationCustomize LabelGuidedReuse Off	EnableMemcpy	on
PassReuseOutputArgsThreshold LocalBlockOutputs on RollThreshold StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType Native Integer ZeroExternalMemoryAtStartup On ZeroInternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection EfficientFloat2IntCast On EfficientMapNaN2IntZero UifeSpan Inf MaxStackSize BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BusAssignmentInplaceUpdate DifferentSizesBufferReuse OptimizationLevel OptimizationPriority Balanced OptimizationCustomize LabelGuidedReuse Off OptimizationCustomize LabelGuidedReuse Off	MemcpyThreshold	64
LocalBlockOutputs RollThreshold StateBitsets Off DataBitsets Off ActiveStateOutputEnumStorageType ZeroExternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection EfficientFloat2IntCast Off MaxStackSize BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeBatsBufferReuse UiseRowMajorAlgorithm OptimizationLevel OptimizationPriority DataBitsets Off Shative Integer Native Integer Native Integer Native Integer Native Integer Native Integer Native Integer Native Integer Native Integer On On InitFltsAndDblsToZero on Off Off Off Off Off Off Off OptimizeBoundary On SimCompilerOptimization Off OptimizeBockOrder Off OptimizeBockOrder OptimizeDataStoreBuffers On BusAssignmentInplaceUpdate On OptimizationLevel OptimizationPriority Balanced OptimizationCustomize On LabelGuidedReuse Off	PassReuseOutputArgsAs	Structure reference
RollThreshold 5 StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType Native Integer ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero on NoFixptDivByZeroProtection off EfficientFloat2IntCast on EfficientMapNaN2IntZero off LifeSpan inf EvaledLifeSpan Inf MaxStackSize inf BufferReusableBoundary on SimCompilerOptimization off AccelVerboseBuild off OptimizeBlockOrder off OptimizeBotaStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	PassReuseOutputArgsThreshold	12
StateBitsets off DataBitsets off ActiveStateOutputEnumStorageType Native Integer ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero on NoFixptDivByZeroProtection off EfficientFloat2IntCast on EfficientMapNaN2IntZero off LifeSpan inf EvaledLifeSpan Inf MaxStackSize inf BufferReusableBoundary on SimCompilerOptimization off AccelVerboseBuild off OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off OptimizationLevel optimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	LocalBlockOutputs	on
DataBitsets off ActiveStateOutputEnumStorageType Native Integer ZeroExternalMemoryAtStartup on ZeroInternalMemoryAtStartup on InitFltsAndDblsToZero on NoFixptDivByZeroProtection off EfficientFloat2IntCast on EfficientMapNaN2IntZero off LifeSpan inf EvaledLifeSpan Inf MaxStackSize inf BufferReusableBoundary on SimCompilerOptimization off AccelVerboseBuild off OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	RollThreshold	5
ActiveStateOutputEnumStorageType ZeroExternalMemoryAtStartup On ZeroInternalMemoryAtStartup On InitFltsAndDblsToZero On NoFixptDivByZeroProtection EfficientFloat2IntCast On EfficientMapNaN2IntZero Inf LifeSpan Inf EvaledLifeSpan Inf MaxStackSize BufferReusableBoundary On SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BusAssignmentInplaceUpdate DifferentSizesBufferReuse OptimizationLevel OptimizationPriority Balanced OptimizationCustomize LabelGuidedReuse On LabelGuidedReuse On Native Integer On	StateBitsets	off
ZeroExternalMemoryAtStartup ZeroInternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection EfficientFloat2IntCast EfficientMapNaN2IntZero LifeSpan Inf EvaledLifeSpan Inf MaxStackSize BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BusAssignmentInplaceUpdate DifferentSizesBufferReuse OptimizationLevel OptimizationPriority Balanced OptimizationCustomize LabelGuidedReuse on on on on on on on on on o	DataBitsets	off
ZeroInternalMemoryAtStartup InitFltsAndDblsToZero NoFixptDivByZeroProtection EfficientFloat2IntCast On EfficientMapNaN2IntZero LifeSpan EvaledLifeSpan Inf MaxStackSize Inf BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BusAssignmentInplaceUpdate DifferentSizesBufferReuse UseRowMajorAlgorithm OptimizationLevel OptimizationPriority Balanced OptimizationCustomize LabelGuidedReuse On	ActiveStateOutputEnumStorageType	Native Integer
InitFltsAndDblsToZero on NoFixptDivByZeroProtection off EfficientFloat2IntCast on EfficientMapNaN2IntZero off LifeSpan inf EvaledLifeSpan Inf MaxStackSize inf BufferReusableBoundary on SimCompilerOptimization off AccelVerboseBuild off OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationCustomize on LabelGuidedReuse off	ZeroExternalMemoryAtStartup	on
NoFixptDivByZeroProtection EfficientFloat2IntCast EfficientMapNaN2IntZero LifeSpan EvaledLifeSpan Inf MaxStackSize BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BusAssignmentInplaceUpdate DifferentSizesBufferReuse Off OptimizationLevel OptimizationPriority Balanced OptimizationCustomize LabelGuidedReuse off on on off on busAssignmentInplaceUpdate on OptimizationLevel OptimizationCustomize on LabelGuidedReuse off	ZeroInternalMemoryAtStartup	on
EfficientFloat2IntCast EfficientMapNaN2IntZero LifeSpan EvaledLifeSpan Inf MaxStackSize Inf BufferReusableBoundary SimCompilerOptimization AccelVerboseBuild OptimizeBlockOrder OptimizeDataStoreBuffers BusAssignmentInplaceUpdate DifferentSizesBufferReuse Off UseRowMajorAlgorithm OptimizationLevel OptimizationPriority Balanced OptimizationCustomize onf LabelGuidedReuse off Off Off Off OptimizationLevel OptimizationCustomize onf Off OptimizationCustomize off Off OptimizationCustomize off	InitFltsAndDblsToZero	on
EfficientMapNaN2IntZero off LifeSpan inf EvaledLifeSpan Inf MaxStackSize inf BufferReusableBoundary on SimCompilerOptimization off AccelVerboseBuild off OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationCustomize on LabelGuidedReuse off	NoFixptDivByZeroProtection	off
LifeSpan inf EvaledLifeSpan Inf MaxStackSize inf BufferReusableBoundary on SimCompilerOptimization off AccelVerboseBuild off OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	EfficientFloat2IntCast	on
EvaledLifeSpan Inf MaxStackSize inf BufferReusableBoundary on SimCompilerOptimization off AccelVerboseBuild off OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	EfficientMapNaN2IntZero	off
MaxStackSize inf BufferReusableBoundary on SimCompilerOptimization off AccelVerboseBuild off OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	LifeSpan	inf
BufferReusableBoundary on SimCompilerOptimization off AccelVerboseBuild off OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	EvaledLifeSpan	Inf
SimCompilerOptimization off AccelVerboseBuild off OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	MaxStackSize	inf
AccelVerboseBuild off OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	BufferReusableBoundary	on
OptimizeBlockOrder off OptimizeDataStoreBuffers on BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	SimCompilerOptimization	off
OptimizeDataStoreBuffers BusAssignmentInplaceUpdate DifferentSizesBufferReuse UseRowMajorAlgorithm OptimizationLevel OptimizationPriority Balanced OptimizationCustomize LabelGuidedReuse on	AccelVerboseBuild	off
BusAssignmentInplaceUpdate on DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	OptimizeBlockOrder	off
DifferentSizesBufferReuse off UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	OptimizeDataStoreBuffers	on
UseRowMajorAlgorithm off OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	BusAssignmentInplaceUpdate	on
OptimizationLevel level2 OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	DifferentSizesBufferReuse	off
OptimizationPriority Balanced OptimizationCustomize on LabelGuidedReuse off	UseRowMajorAlgorithm	off
OptimizationCustomize on LabelGuidedReuse off	OptimizationLevel	level2
LabelGuidedReuse off	OptimizationPriority	Balanced
	OptimizationCustomize	on
MultiThreadedLoops off	LabelGuidedReuse	off
	MultiThreadedLoops	off

DenormalBehavior	GradualUnderflow
EfficientTunableParamExpr	on

Table 5.5. FCC Configuration Set.Components [27](4)

Property	Value
Name	Diagnostics
Description	
Components	
RTPrefix	error
ConsistencyChecking	none
ArrayBoundsChecking	none
SignalInfNanChecking	error
StringTruncationChecking	error
SignalRangeChecking	error
ReadBeforeWriteMsg	EnableAllAsError
WriteAfterWriteMsg	EnableAllAsError
WriteAfterReadMsg	EnableAllAsError
AlgebraicLoopMsg	error
ArtificialAlgebraicLoopMsg	error
SaveWithDisabledLinksMsg	error
SaveWithParameterizedLinksMsg	error
CheckSSInitialOutputMsg	on
UnderspecifiedInitializationDetection	Simplified
MergeDetectMultiDrivingBlocksExec	error
CheckExecutionContextRuntimeOutputM-sg	off
SignalResolutionControl	UseLocalSettings
BlockPriorityViolationMsg	error
MinStepSizeMsg	warning
TimeAdjustmentMsg	none
MaxConsecutiveZCsMsg	error
MaskedZcDiagnostic	warning
IgnoredZcDiagnostic	warning
SolverPrmCheckMsg	error
InheritedTsInSrcMsg	error
MultiTaskDSMMsg	error
MultiTaskCondExecSysMsg	error
MultiTaskRateTransMsg	error
SingleTaskRateTransMsg	error

TasksWithSamePriorityMsg	error
SigSpecEnsureSampleTimeMsg	error
CheckMatrixSingularityMsg	error
IntegerOverflowMsg	error
Int32ToFloatConvMsg	warning
ParameterDowncastMsg	error
ParameterOverflowMsg	error
ParameterUnderflowMsg	error
ParameterPrecisionLossMsg	error
ParameterTunabilityLossMsg	error
FixptConstUnderflowMsg	none
FixptConstOverflowMsg	none
FixptConstPrecisionLossMsg	none
UnderSpecifiedDataTypeMsg	error
UnnecessaryDatatypeConvMsg	warning
VectorMatrixConversionMsg	error
InvalidFcnCallConnMsg	error
FcnCallInpInsideContextMsg	error
SignalLabelMismatchMsg	error
UnconnectedInputMsg	error
UnconnectedOutputMsg	error
UnconnectedLineMsg	error
UseOnlyExistingSharedCode	error
SFcnCompatibilityMsg	error
FrameProcessingCompatibilityMsg	error
UniqueDataStoreMsg	error
BusObjectLabelMismatch	error
RootOutportRequireBusObject	error
AssertControl	DisableAll
AllowSymbolicDim	off
ModelReferenceIOMsg	error
ModelReferenceVersionMismatchMessage	none
ModelReferenceIOMismatchMessage	error
UnknownTsInhSupMsg	error
ModelReferenceDataLoggingMessage	error
ModelReferenceSymbolNameMessage	warning
ModelReferenceExtraNoncontSigs	error
StateNameClashWarn	warning

warning
error
none
warning
ErrorOnBusTreatedAsVector
WarnAndRepair
error
warning
error
warning
warning
none
warning
error
all
warning
on
warning
warning
off
none
off
warning

Table 5.6. FCC Configuration Set.Components [27](5)

Property	Value
Name	Hardware Implementation
Description	
Components	
ProdBitPerChar	8

ProdBitPerShort	16
ProdBitPerInt	32
ProdBitPerLong	32
ProdBitPerLongLong	64
ProdBitPerFloat	32
ProdBitPerDouble	64
ProdBitPerPointer	32
ProdBitPerSizeT	32
ProdBitPerPtrDiffT	32
ProdLargestAtomicInteger	Char
ProdLargestAtomicFloat	Float
ProdIntDivRoundTo	Zero
ProdEndianess	LittleEndian
ProdWordSize	32
ProdShiftRightIntArith	on
ProdLongLongMode	off
ProdHWDeviceType	Intel->x86-32 (Windows32)
TargetBitPerChar	8
TargetBitPerShort	16
TargetBitPerInt	32
TargetBitPerLong	32
TargetBitPerLongLong	64
TargetBitPerFloat	32
TargetBitPerDouble	64
TargetBitPerPointer	32
TargetBitPerSizeT	32
TargetBitPerPtrDiffT	32
TargetLargestAtomicInteger	Char
TargetLargestAtomicFloat	None
TargetShiftRightIntArith	on
TargetLongLongMode	off
TargetIntDivRoundTo	Zero
TargetEndianess	Unspecified
TargetWordSize	32
TargetPreprocMaxBitsSint	32
TargetPreprocMaxBitsUint	32
TargetHWDeviceType	Specified
TargetUnknown	off
ProdEqTarget	on

UseEmbeddedCoderFeatures	on
UseSimulinkCoderFeatures	on
HardwareBoardFeatureSet	EmbeddedCoderHSP

Table 5.7. FCC Configuration Set.Components [27](6)

Property	Value
Name	Model Referencing
Description	
Components	
UpdateModelReferenceTargets	IfOutOfDateOrStructuralChange
EnableRefExpFcnMdlSchedulingChecks	on
CheckModelReferenceTargetMessage	error
EnableParallelModelReferenceBuilds	off
ParallelModelReferenceErrorOnInvalidPo-ol	on
ParallelModelReferenceMATLABWorkerInit	None
ModelReferenceNumInstancesAllowed	Single
PropagateVarSize	Infer from blocks in model
ModelDependencies	
ModelReferencePassRootInputsByReference	on
ModelReferenceMinAlgLoopOccurrences	off
PropagateSignalLabelsOutOfModel	off
SupportModelReferenceSimTargetCustom-Code	off

Table 5.8. FCC Configuration Set.Components [27](7)

Property	Value
Name	Simulation Target
Description	
Components	
SimCustomSourceCode	
SimCustomHeaderCode	
SimCustomInitializer	
SimCustomTerminator	
SimReservedNameArray	
SimUserSources	
SimUserIncludeDirs	
SimUserLibraries	

SimUserDefines	
SFSimEnableDebug	off
SFSimEcho	on
SimCtrlC	on
SimIntegrity	on
SimUseLocalCustomCode	off
SimParseCustomCode	on
SimAnalyzeCustomCode	off
SimBuildMode	sf_incremental_build
SimGenImportedTypeDefs	off
CompileTimeRecursionLimit	0
EnableRuntimeRecursion	off
MATLABDynamicMemAlloc	off
MATLABDynamicMemAllocThreshold	65536
CustomCodeFunctionArrayLayout	
DefaultCustomCodeFunctionArrayLayout	NotSpecified
CustomCodeUndefinedFunction	UseInterfaceOnly

Table 5.9. FCC Configuration Set.Components [27](8)

Property	Value
Name	Code Generation
Description	Embedded Coder
SystemTargetFile	ert.tlc
HardwareBoard	None
ShowCustomHardwareApp	off
ShowEmbeddedHardwareApp	off
TLCOptions	
GenCodeOnly	off
MakeCommand	make_rtw
GenerateMakefile	on
PackageGeneratedCodeAndArtifacts	off
PackageName	
TemplateMakefile	ert_default_tmf
PostCodeGenCommand	
GenerateReport	on
RTWVerbose	on
RetainRTWFile	off
ProfileTLC	off
TLCDebug	off

TLCCoverage	off
TLCAssert	off
RTWUseLocalCustomCode	off
RTWUseSimCustomCode	off
CustomSourceCode	
CustomHeaderCode	
CustomInclude	
CustomSource	
CustomLibrary	
CustomDefine	
CustomBLASCallback	
CustomLAPACKCallback	
CustomFFTCallback	
CustomInitializer	
CustomTerminator	
Toolchain	Automatically locate an installed toolchain
BuildConfiguration	Faster Builds
CustomToolchainOptions	
IncludeHyperlinkInReport	on
LaunchReport	on
PortableWordSizes	on
GenerateErtSFunction	off
CreateSILPILBlock	None
CodeExecutionProfiling	off
CodeExecutionProfileVariable	executionProfile
CodeProfilingSaveOptions	SummaryOnly
CodeProfilingInstrumentation	off
CodeCoverageSettings	FCC Configuration Set.Components(8).Cod- eCoverageSettings [41]
SILDebugging	off
TargetLang	С
IncludeERTFirstTime	off
GenerateTraceInfo	on
GenerateTraceReport	on
GenerateTraceReportSl	on
GenerateTraceReportSf	on
GenerateTraceReportEml	on
GenerateWebview	off
GenerateCodeMetricsReport	off

GenerateCodeReplacementReport	off
RTWCompilerOptimization	off
ObjectivePriorities	
RTWCustomCompilerOptimizations	
CheckMdlBeforeBuild	Off
Components	[FCC Configuration Set.Components(8).Components(1) [41], FCC Configuration Set.Components(8).Components(2) [43]]

Table 5.10. FCC Configuration Set.Components [27](9)

Property	Value
Description	Simulink Coverage Configuration Component
Components	
Name	Simulink Coverage
CovEnable	off
CovScope	EntireSystem
CovIncludeTopModel	on
RecordCoverage	off
CovPath	/
CovSaveName	covdata
CovCompData	
CovMetricSettings	dw
CovFilter	
CovHTMLOptions	
CovNameIncrementing	off
CovHtmlReporting	on
CovForceBlockReductionOff	on
CovEnableCumulative	on
CovSaveCumulativeToWorkspaceVar	on
CovSaveSingleToWorkspaceVar	on
CovCumulativeVarName	covCumulativeData
CovCumulativeReport	off
CovSaveOutputData	on
CovOutputDir	slcov_output/\$ModelName\$
CovDataFileName	\$ModelName\$_cvdata
CovShowResultsExplorer	on
CovReportOnPause	on
CovModelRefEnable	off
CovModelRefExcluded	

CovExternalEMLEnable	off
CovSFcnEnable	off
CovBoundaryAbsTol	1.0000e-05
CovBoundaryRelTol	0.0100
CovUseTimeInterval	off
CovStartTime	0
CovStopTime	0
CovMetricStructuralLevel	Decision
CovMetricLookupTable	off
CovMetricSignalRange	off
CovMetricSignalSize	off
CovMetricObjectiveConstraint	off
CovMetricSaturateOnIntegerOverflow	off
CovMetricRelationalBoundary	off
CovLogicBlockShortCircuit	off
CovUnsupportedBlockWarning	on
CovHighlightResults	on
CovMcdcMode	Masking

Table 5.11. FCC Configuration Set.Components [27](10)

Property	Value
Description	HDL Coder custom configuration component
Components	
Name	HDL Coder

Table 5.12. FCC Configuration Set.Components [27](11)

Property	Value
Name	unset
Description	
Components	

Table 5.13. FCC Configuration Set.Components [27](12)

Property	Value
Description	Design Verifier Custom Configuration Component
Components	
Name	Design Verifier
DVMode	TestGeneration

DVMaxProcessTime	300
DVDisplayUnsatisfiableObjectives	off
DVAutomaticStubbing	on
DVDesignMinMaxConstraints	on
DVOutputDir	sldv_output/\$ModelName\$
DVMakeOutputFilesUnique	on
DVBlockReplacement	off
DVBlockReplacementRulesList	<factorydefaultrules></factorydefaultrules>
DVBlockReplacementModelFileName	\$ModelName\$_replacement
DVParameters	off
DVParametersConfigFileName	sldv_params_template.m
DVParameterNames	
DVParameterConstraints	
DVParameterUseInAnalysis	
DVParametersUseConfig	off
DVTestgenTarget	Model
DVModelCoverageObjectives	ConditionDecision
DVTestConditions	UseLocalSettings
DVTestObjectives	UseLocalSettings
DVMaxTestCaseSteps	10000
DVTestSuiteOptimization	CombinedObjectives (Nonlinear Extended)
DVAssertions	UseLocalSettings
DVProofAssumptions	UseLocalSettings
DVExtendExistingTests	off
DVExistingTestFile	
DVIgnoreExistTestSatisfied	on
DVIgnoreCovSatisfied	off
DVCoverageDataFile	
DVCovFilter	off
DVCovFilterFileName	
DVIncludeRelationalBoundary	off
DVRelativeTolerance	0.0100
DVAbsoluteTolerance	1.0000e-05
DVDetectDeadLogic	off
DVDetectActiveLogic	off
DVDetectOutOfBounds	on
DVDetectDivisionByZero	on
DVDetectIntegerOverflow	on
DVDetectInfNaN	off

DVDetectSubnormal	off
DVDesignMinMaxCheck	on
DVDetectDSMAccessViolations	off
DVProvingStrategy	Prove
DVMaxViolationSteps	20
DVSaveDataFile	on
DVDataFileName	\$ModelName\$_sldvdata
DVSaveExpectedOutput	off
DVRandomizeNoEffectData	off
DVSaveHarnessModel	off
DVHarnessModelFileName	\$ModelName\$_harness
DVModelReferenceHarness	off
DVHarnessSource	Signal Builder
DVSaveReport	off
DVReportPDFFormat	off
DVReportFileName	\$ModelName\$_report
DVReportIncludeGraphics	off
DVDisplayReport	on
DVSFcnSupport	on
DVCodeAnalysisExtraOptions	
DVReduceRationalApprox	on
DVSlTestFileName	\$ModelName\$_test
DVSlTestHarnessName	\$ModelName\$_sldvharness
DVSlTestHarnessSource	Inport
DVStrictEnhancedMCDC	off
DVRebuildModelRepresentation	Always

Table5.14.FCCConfigurationSet.Components(8) [36].CodeCoverageSettings

Property	Value
TopModelCoverage	off
ReferencedModelCoverage	off
CoverageTool	None

Table 5.15. FCC Configuration Set.Components(8).Components [38](1)

Property	Value
Name	Code Appearance
Description	

Components	
ForceParamTrailComments	on
GenerateComments	on
CommentStyle	Auto
IgnoreCustomStorageClasses	off
IgnoreTestpoints	off
MaxIdLength	31
ShowEliminatedStatement	on
OperatorAnnotations	off
SimulinkDataObjDesc	off
SFDataObjDesc	off
MATLABFcnDesc	on
MangleLength	4
SharedChecksumLength	8
CustomSymbolStrGlobalVar	\$R\$N\$M
CustomSymbolStrType	\$N\$R\$M_T
CustomSymbolStrField	\$N\$M
CustomSymbolStrFcn	\$R\$N\$M\$F
CustomSymbolStrFcnArg	rt\$I\$N\$M
CustomSymbolStrBlkIO	rtb_\$N\$M
CustomSymbolStrTmpVar	\$N\$M
CustomSymbolStrMacro	\$R\$N\$M
CustomSymbolStrUtil	\$N\$C
CustomSymbolStrEmxType	emxArray_\$M\$N
CustomSymbolStrEmxFcn	emx\$M\$N
CustomUserTokenString	
CustomCommentsFcn	
DefineNamingRule	None
DefineNamingFcn	
ParamNamingRule	None
ParamNamingFcn	
SignalNamingRule	None
SignalNamingFcn	
InsertBlockDesc	off
InsertPolySpaceComments	off
SimulinkBlockComments	on
BlockCommentType	BlockPathComment
StateflowObjectComments	on
MATLABSourceComments	off

EnableCustomComments	off
InternalIdentifier	Shortened
InlinedPrmAccess	Literals
ReqsInCode	on
UseSimReservedNames	off
ReservedNameArray	
EnumMemberNameClash	error

Table5.16.FCCConfigurationSet.Components(8).Components [38](2)

Property	Value
Name	Target
Description	
Components	
IsERTTarget	on
TargetLibSuffix	
TargetPreCompLibLocation	
GenFloatMathFcnCalls	NOT IN USE
TargetLangStandard	C99 (ISO)
CodeReplacementLibrary	None
UtilityFuncGeneration	Shared location
MultiwordTypeDef	System defined
MultiwordLength	2048
DynamicStringBufferSize	256
GenerateFullHeader	on
InferredTypesCompatibility	off
ExistingSharedCode	
GenerateSampleERTMain	on
GenerateTestInterfaces	off
ModelReferenceCompliant	on
ParMdlRefBuildCompliant	on
CompOptLevelCompliant	on
ConcurrentExecutionCompliant	on
IncludeMdlTerminateFcn	off
CombineOutputUpdateFcns	on
CombineSignalStateStructs	off
GroupInternalDataByFunction	off
SuppressErrorStatus	on
IncludeFileDelimiter	Auto

ERTCustomFileBanners	on
SupportAbsoluteTime	off
LogVarNameModifier	rt_
MatFileLogging	off
MultiInstanceERTCode	off
CodeInterfacePackaging	Nonreusable function
PurelyIntegerCode	off
SupportNonFinite	off
SupportComplex	on
SupportContinuousTime	off
SupportNonInlinedSFcns	off
RemoveDisableFunc	off
RemoveResetFunc	on
SupportVariableSizeSignals	off
ParenthesesLevel	Maximum
CastingMode	Standards
PreserveStateflowLocalDataDimensions	off
ModelStepFunctionPrototypeControlComp- liant	on
CPPClassGenCompliant	on
GRTInterface	off
GenerateAllocFcn	off
UseToolchainInfoCompliant	on
GenerateSharedConstants	off
LUTObjectStructOrderExplicitValues	Size,Breakpoints,Table
LUTObjectStructOrderEvenSpacing	Size,Breakpoints,Table
ArrayLayout	Column-major
UnsupportedSFcnMsg	error
ERTHeaderFileRootName	\$R\$E
ERTSourceFileRootName	\$R\$E
ERTDataFileRootName	\$R_data
GenerateASAP2	off
DSAsUniqueAccess	off
ExtMode	off
ExtModeTransport	0
ExtModeStaticAlloc	off
ExtModeStaticAllocSize	1000000
ExtModeTesting	off
ExtModeMexFile	ext_comm

ExtModeMexArgs	
ExtModeIntrfLevel	Level1
TargetOS	BareBoardExample
MultiInstanceErrorCode	Error
RootIOFormat	Individual arguments
RTWCAPISignals	off
RTWCAPIParams	off
RTWCAPIStates	off
RTWCAPIRootIO	off
ERTSrcFileBannerTemplate	ert_code_template.cgt
ERTHdrFileBannerTemplate	ert_code_template.cgt
ERTDataSrcFileTemplate	ert_code_template.cgt
ERTDataHdrFileTemplate	ert_code_template.cgt
ERTCustomFileTemplate	example_file_process.tlc
EnableDataOwnership	off
SignalDisplayLevel	10
ParamTuneLevel	10
GlobalDataDefinition	Auto
DataDefinitionFile	global.c
GlobalDataReference	Auto
ERTFilePackagingFormat	Compact
RateTransitionBlockCode	Inline
DataReferenceFile	global.h
PreserveExpressionOrder	on
PreserveIfCondition	on
ConvertIfToSwitch	off
PreserveExternInFcnDecls	on
PreserveStaticInFcnDecls	on
SuppressUnreachableDefaultCases	off
EnableSignedLeftShifts	off
EnableSignedRightShifts	off
IndentStyle	K&R
IndentSize	2
NewlineStyle	Default
MaxLineWidth	80
EnableUserReplacementTypes	off
ReplacementTypes	FCC Configuration Set.Components(8).Components(2).ReplacementTypes [46]
MaxIdInt64	MAX_int64_T

MinIdInt64	MIN_int64_T
MaxIdUint64	MAX_uint64_T
MaxIdInt32	MAX_int32_T
MinIdInt32	MIN_int32_T
MaxIdUint32	MAX_uint32_T
MaxIdInt16	MAX_int16_T
MinIdInt16	MIN_int16_T
MaxIdUint16	MAX_uint16_T
MaxIdInt8	MAX_int8_T
MinIdInt8	MIN_int8_T
MaxIdUint8	MAX_uint8_T
BooleanTrueId	true
BooleanFalseId	false
TypeLimitIdReplacementHeaderFile	
MemSecPackage	None
MemSecDataConstants	Default
MemSecDataIO	Default
MemSecDataInternal	Default
MemSecDataParameters	Default
MemSecFuncInitTerm	Default
MemSecFuncExecute	Default
MemSecFuncSharedUtil	Default

Table5.17.FCCConfigurationSet.Components(8).Components(2) [43].ReplacementTypes

Field	Value
double	
single	
int32	
int16	
int8	
uint32	
uint16	
uint8	
boolean	
int	
uint	
char	
uint64	

int64

Table 5.18. HDL Coder

Property	Value
HDLSubsystem	FCC
Workflow	Generic ASIC/FPGA
TargetPlatform	
ReferenceDesign	
ReferenceDesignPath	
CoeffPrefix	coeff
InputType	std_logic_vector
OutputType	Same as input type
ScalarizePorts	off
CoeffMultipliers	Multiplier
ResetType	Asynchronous
FIRAdderStyle	linear
MultiplierInputPipeline	0
MultiplierOutputPipeline	0
FoldingFactor	1
NumMultipliers	-1
OptimizeForHDL	off
TimingControllerPostfix	_tc
OptimizeTimingController	on
TimingControllerArch	default
CastBeforeSum	on
TCCounterLimitCompOp	>=
CheckHDL	off
EnablePrefix	enb
ClockEnableInputPort	clk_enable
ClockEnableOutputPort	ce_out
ClockInputPort	clk
ClockEdge	Rising
ResetInputPort	reset
SimulatorFlags	
HDLCompileFilePostfix	_compile.do
HDLCompileInit	vlib %s\n
HDLCompileTerm	
HDLCompileVerilogCmd	vlog %s %s\n
HDLCompileVHDLCmd	vcom %s %s\n

EnableForGenerateLoops	on
HDLMapFilePostfix	_map.txt
HDLMapSeparator	
HDLSimCmd	vsim -novopt %s.%s\n
HDLSimFilePostfix	_sim.do
HDLSimProjectFilePostfix	_init.do
HDLSimInit	onbreak resume\nonerror resume\n
HDLSimProjectCmd	project addfile %s\n
HDLSimProjectTerm	project compileall\n
HDLSimProjectInit	project new . %s work\n
HDLSimTerm	run -all\n
HDLSimViewWaveCmd	add wave sim:%s\n
HDLSynthTool	None
HDLSynthCmd	
HDLSynthFilePostfix	
HDLSynthInit	
HDLSynthLibCmd	
HDLSynthLibSpec	
HDLSynthTerm	
ReservedWordPostfix	_rsvd
BlockGenerateLabel	_gen
VHDLLibraryName	work
UseSingleLibrary	off
VHDLArchitectureName	rtl
ClockProcessPostfix	_process
ComplexImagPostfix	_im
ComplexRealPostfix	_re
EntityConflictPostfix	_block
InstancePrefix	u_
InstancePostfix	
InstanceGenerateLabel	_gen
OutputGenerateLabel	outputgen
PackagePostfix	_pkg
SplitEntityArch	off
SplitEntityFilePostfix	_entity
SplitArchFilePostfix	_arch
VectorPrefix	vector_of_
ClockInputs	Single
TriggerAsClock	off

ConditionalizePipeline	off
InferControlPorts	off
UseRisingEdge	off
TargetDirectory	hdlsrc
TargetSubdirectory	Model
EDAScriptGeneration	on
AddInputRegister	on
AddOutputRegister	on
AddPipelineRegisters	off
PipelinePostfix	_pipe
InputPort	filter_in
OutputPort	filter_out
FracDelayPort	filter_fd
Name	filter
RemoveResetFrom	None
ResetAssertedLevel	Active-high
ReuseAccum	off
ScaleWarnBits	3
SerialPartition	-1
DALUTPartition	-1
DARadix	2
CoefficientSource	Internal
CoefficientMemory	Registers
InputComplex	off
AddRatePort	off
InputDataType	
GenerateHDLCode	on
GenerateModel	on
GenerateTB	off
GenerateCEGenModel	off
ObfuscateGeneratedHDLCode	off
Traceability	off
ResourceReport	off
OptimizationReport	off
ErrorCheckReport	on
HDLGenerateWebview	off
IPCoreReport	off
Recommendations	off
RequirementComments	on

Backannotation	off
HierarchicalDistPipelining	off
PreserveDesignDelays	off
AcquireDesignDelaysForEMLOptimizations	off
ClockRatePipelining	on
CRPWithoutFlattening	on
UseCRPAlternativeStrategy	off
IncreaseCRPBudget	on
AdaptivePipelining	on
MinDelaysRequiredAtLocalMultirateOutput	1
ClockRatePipelineOutputPorts	off
CriticalPathEstimation	off
StaticLatencyPathAnalysis	off
optimizeserializer	on
shareequalwl	on
sharedmulsign	Signed
MultiplierPromotionThreshold	0
RoutingFudgeFactor	0.5000
OptimizationCompatibilityCheck	off
NumCriticalPathsEstimated	1
CriticalPathEstimationFile	criticalPathEstimated
SLPAFile	staticLatPathAnalysis
SLPALoopsFile	staticLatLoops
SLPABackEdgeFile	staticLatLoopBackEdge
SLPAGMMapMATFile	staticLatGMMap
HardwarePipeliningCharacterizationFile	
HighlightFeedbackLoops	on
HighlightFeedbackLoopsFile	highlightFeedbackLoop
HighlightClockRatePipeliningDiagnostic	on
HighlightClockRatePipeliningFile	highlightClockRatePipelining
DistributedPipeliningBarriers	on
DistributedPipeliningBarriersFile	highlightDistributedPipeliningBarriers
BlocksWithNoCharacterizationFile	highlightCriticalPathEstimationOffending- Blocks
AXIStreamingTransformFeatureControl	off
SerializerRatioThreshold	8192
RetimingCP	off
RetimingCPFile	highlightRetimingCP

ClearHighlightingFile	clearhighlighting
FunctionallyEquivalentRetiming	on
DistributedPipeliningPriority	Numerical Integrity
RetimingDetails	on
CriticalPathDetails	off
SignalNamesMangling	off
GuidedRetiming	off
LatencyConstraint	0
ReduceMatchingDelays	on
OptimizationData	
CPGuidanceFile	
CPAnnotationFile	
HandleAtomicSubsystem	on
OptimizeMdlGen	on
MulticyclePathInfo	off
MulticyclePathConstraints	off
FloatingPointTargetConfiguration	
GenerateTargetComps	on
NativeFloatingPoint	off
FPToleranceValue	1.0000e-07
FPToleranceStrategy	DEFAULT
nfpLatency	DEFAULT
nfpDenormals	DEFAULT
sschdlMatrixVectorProductEarlyElaborate	off
sschdlMatrixProductSumCustomLatency	-1
AlteraBackwardIncompatibleSinCosPipeline	off
FamilyDevicePackageSpeed	
ToolName	
SynthesisToolChipFamily	
SynthesisToolDeviceName	
SynthesisToolPackageName	
SynthesisToolSpeedValue	
SynthesisTool	
SynthesisProjectAdditionalFiles	
SimulationLibPath	
XilinxSimulatorLibPath	
AdderSharingMinimumBitwidth	0
MultiplierSharingMinimumBitwidth	0

MultiplyAddSharingMinimumBitwidth	0
ShareAdders	off
ShareMultipliers	on
ShareMultiplyAdds	on
ShareMATLABBlocks	on
ShareAtomicSubsystems	on
ShareFloatingPointIPs	on
PipelinedSharing	on
OptimizeCRPSharingRegisters	on
ClockRatePipeliningBudgetCheck	off
EnableFPGAWorkflow	off
FPGAWorkflowParameters	
GainMultipliers	Multiplier
ProductOfElementsStyle	linear
UserComment	
CustomFileHeaderComment	
CustomFileFooterComment	
DateComment	on
SafeZeroConcat	on
SumOfElementsStyle	linear
TargetLanguage	VHDL
Oversampling	1
ClockRatePipeliningFraction	1
Verbosity	1
TestBenchName	filter_tb
MultifileTestBench	off
IgnoreDataChecking	0
TestBenchPostfix	_tb
TestBenchDataPostfix	_data
TestBenchStimulus	
TestBenchUserStimulus	
TestBenchFracDelayStimulus	
TestBenchCoeffStimulus	
TestBenchRateStimulus	
ForceClockEnable	on
MinimizeClockEnables	off
MinimizeGlobalResets	off
NoResetInitializationMode	InsideModule
NoResetInitScript	noresetinitscript.tcl

ComplexMulElaboration	MultiplyAddBlock
FlattenBus	off
TestBenchClockEnableDelay	1
ForceClock	on
ClockHighTime	5
ClockLowTime	5
HoldTime	2
InputDataInterval	0
ForceReset	on
ErrorMargin	4
HoldInputDataBetweenSamples	on
InitializeTestBenchInputs	off
ResetLength	2
TestBenchReferencePostFix	_ref
GenerateValidationModel	off
RAMMappingThreshold	256
MapPipelineDelaysToRAM	off
RemoveRedundantCounters	on
ReplaceUnitDelayWithIntegerDelay	on
ConcatenateDelays	on
MergeDelaysOnFanouts	on
FoldDelaysToConstant	on
RAMArchitecture	WithClockEnable
InlineMATLABBlockCode	off
InlineHDLCode	off
MaskParameterAsGeneric	off
InlineSubsystems	on
StringTypeSupport	off
DeleteUnusedPorts	on
BalanceDelays	on
TargetFrequency	0
ExtraEffortMargin	1
MaxOversampling	Inf
MaxComputationLatency	1
MultiplierPartitioningThreshold	Inf
TreatDelayBalancingFailureAs	Error
TransformDelaysWithControlLogic	on
TransformNonZeroInitValDelay	on
DelayElaborationLimit	20

GenerateCoSimBlock	off
HDLCodeCoverage	off
GenerateHDLTestBench	on
GenerateCoSimModel	None
GenerateSVDPITestBench	None
SimulationTool	Mentor Graphics Modelsim
CoSimModelSetup	CosimBlockAndDut
SynthesisOnDirective	
SynthesisOffDirective	
LoopUnrolling	off
InlineConfigurations	on
UseAggregatesForConst	off
UseVerilogTimescale	on
Timescale	`timescale 1 ns / 1 ns
VerilogFileExtension	.v
SystemVerilogFileExtension	.sv
VHDLFileExtension	.vhd
CodeGenerationOutput	GenerateHDLCode
GeneratedModelName	
GeneratedModelNamePrefix	gm_
ValidationModelNameSuffix	_vnl
UseDotLayout	off
ShowCodeGenPIR	off
SerializeModel	0
SerializeIO	0
AutoRoute	on
AutoPlace	on
InterBlkHorzScale	1.7000
InterBlkVertScale	1.2000
CustomDotPath	
HighlightAncestors	on
HighlightColor	cyan
InitializeBlockRAM	on
InitializeRealPort	off
MapVectorPortToStream	off
UseFileIOInTestBench	on
TurnkeyWorkflow	off
AlteraWorkflow	off
GenerateFILBlock	off

CoSimLibPostfix	_cosim
TestBenchInitializeInputs	off
MinimizeIntermediateSignals	off
GenerateCodeInfo	off
GatewayoutWithDTC	off
IncrementalCodeGenForTopModel	off
HDLWFSmartbuild	on
HDLCodingStandard	None
HDLCodingStandardCustomizations	
ReferenceDesignParameter	
HDLLintTool	None
HDLLintInit	
HDLLintTerm	
HDLLintCmd	
ModulePrefix	
DetectBlackBoxNameCollision	Warning
PIRTB	on
PIRTC	off
EmitNetlist	off
UsePipelinedToolboxFunctions	on
savepirtoscript	off
ConcatenateHDLModules	off
AMS	off
ML2PIR	off
OptimBetweenMATLABAndSimulink	off
EnableTestpoints	off
TraceabilityStyle	Line Level
TreatRealsInGeneratedCodeAs	Error
EnumEncodingScheme	default
BuildToProtectModel	off
OptimizeConstants	on
StreamingMatrix	off
HDLDTO	off
UseArrangeSystem	off
TriggerAsClockWithoutSyncRegisters	off

Chapter 6. Glossary

Atomic Subsystem. A subsystem treated as a unit by an implementation of the design documented in this report. The implementation computes the outputs of all the blocks in the atomic subsystem before computing the next block in the parent system's block execution order (sorted list).

Block Diagram. A Simulink block diagram represents a set of simultaneous equations that relate a system or subsystem's inputs to its outputs as a function of time. Each block in the diagram represents an equation of the form y = f(t, x, u) where t is the current time, u is a block input, y is a block output, and x is a system state (see the Simulink documentation for information on the functions represented by the various types of blocks that make up the diagram). Lines connecting the blocks represent dependencies among the blocks, i.e., inputs whose current values are the outputs of other blocks. An implementation of a design described in this document computes a root or atomic system's outputs at each time step by computing the outputs of the blocks in an order determined by block input/output dependencies.

Block Parameter. A variable that determines the output of a block along with its inputs, for example, the gain parameter of a Gain block.

Block Execution Order. The order in which Simulink evaluates blocks during simulation of a model. The block execution order determined by Simulink ensures that a block executes only after all blocks on whose outputs it depends are executed.

Checksum. A number that indicates whether different versions of a model or atomic subsystem differ functionally or only cosmetically. Different checksums for different versions of the same model or subsystem indicate that the versions differ functionally.

Design Variable. A symbolic (MATLAB) variable or expression used as the value of a block parameter. Design variables allow the behavior of the model to be altered by altering the value of the design variable.

Signal. A block output, so-called because block outputs typically vary with time.

Virtual Subsystem. A subsystem that is purely graphical, i.e., is intended to reduce the visual complexity of the block diagram of which it is a subsystem. An implementation of the design treats the blocks in the subsystem as part of the first nonvirtual ancestor of the virtual subsystem (see Atomic Subsystem).

Chapter 7. About this Report

Table of Contents

7.1. Report Overview	57
7.2. Root System Description	
7.3. Subsystem Descriptions	
7.4. State Chart Descriptions	

7.1. Report Overview

This report describes the design of the FCC system. The report was generated automatically from a Simulink model used to validate the design. It contains the following sections:

Model Version. Specifies information about the version of the model from which this design description was generated. Includes the model checksum, a number that indicates whether different versions of the model differ functionally or only cosmetically. Different checksums for different versions indicate that the versions differ functionally.

Root System. Describes the design's root system.

Subsystems. Describes each of the design's subsystems.

Design Variables. Describes system design variables, i.e., MATLAB variables and expressions used as block parameter values.

System Model Configuration. Lists the configuration parameters, e.g., start and stop time, of the model used to simulate the system described by this report.

Requirements. Shows design requirements associated with elements of the design model. This section appears only if the design model contains requirements links.

Glossary. Defines Simulink terms used in this report.

7.2. Root System Description

This section describes a design's root system. It contains the following sections:

Diagram. Simulink block diagram that represents the algorithm used to compute the root system's outputs.

Description. Description of the root system. This section appears only if the model's root system has a Documentation property or a Doc block.

Interface. Name, data type, width, and other properties of the root system's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the root system has input or output ports.

Blocks. This section has two subsections:

- **Parameters.** Describes key parameters of blocks in the root system. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, i.e., blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which blocks must be executed at each time step in order to ensure that each block's inputs are available when it executes.

State Charts. Describes state charts used in the root system. This section appears only if the root system contains Stateflow blocks.

7.3. Subsystem Descriptions

This section describes a design's subsystems. Each subsystem description contains the following sections:

Checksum. This section appears only if the subsystem is an atomic subsystem. The checksum indicates whether the version of the model subsystem used to generate this report differs functionally from other versions of the model subsystem. If two model checksums differ, the corresponding versions of the model differ functionally.

Diagram. Simulink block diagram that graphically represents the algorithm used to compute the subsystem's outputs.

Description. Description of the subsystem. This section appears only if the subsystem has a Documentation property or contains a Doc block.

Interface. Name, data type, width, and other properties of the subsystem's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the subsystem is atomic and has input or output ports.

Blocks. Blocks that this subsystem contains. This section has two subsections:

- **Parameters.** Key parameters of blocks in the subsystem. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which the subsystem's blocks must be executed at each time step in order to ensure that each block's inputs are available when the block executes .This section appears only if the subsystem is atomic. Note: in Acrobat(PDF) reports, the number in square brackets next to the block name is a hyperlink to the block parameter table. The number has no model significance.

State Charts. Describes state charts used in the subsystem. This section appears only if the root system contains Stateflow blocks.

7.4. State Chart Descriptions

This section describes the state machines used by Stateflow blocks to compute their outputs, i.e., Stateflow blocks. Each state machine description contains the following sections:

Chart. Diagram representing the state machine.

States. Describes the state machine's states. Each state description includes the state's diagram and diagrams and/or descriptions of graphical functions, Simulink functions, truth tables, and MATLAB functions parented by the state.

Transitions. Transitions between the state machine's states. Each transition description specifies the values of key transition properties. Appears only if a transition has properties that do not appear on the chart.

Junctions. Transition junctions. Each junction description specifies the values of key junction properties. Appears only if a junction has properties that do not appear on the chart.

Events. Events that trigger state transitions. Each event description specifies the values of key event properties.

Data. Data types and other properties of the Stateflow block's inputs, outputs, and other state machine data.

Targets. Executable implementations of the state machine used to compute the outputs of the corresponding Stateflow block.

MATLAB Supporting Functions. List of functions invoked by MATLAB functions defined in the chart.