Simulink Design Verifier Report

C:\Users\bpotter\MATLAB\Projects\ARP_DO_Project\DO_03_Design\F-CC\verification\design_error_detections\dead_logic\FCC_replacement.slx bpotter Simulink Design Verifier Report: C:\Users\bpotter\MATLAB\Projects\ARP_DO_Project\DO_03_Design\FCC\verification\design_error_detections\dead_logic\FCC_replacement.slx bpotter

Publication date 13-May-2020 15:23:23

Table of Contents

1. Summary	1
2. Analysis Information	2
Model Information	
Analysis Options	2
Constraints	3
Design Min Max Constraints	3
Approximations	3
3. Dead Logic	5
4. Design Error Detection Objectives Status	6
Objectives Valid	6
Objectives Undecided	6
5. Derived Ranges	8
6. Design Errors	12
ActuatorControl1/TypeConversion6	
ActuatorControl2/TypeConversion6	12
ActuatorControl3/TypeConversion6	
Model2/MultiportSwitch	

Chapter 1. Summary

Analysis Information.

Model: FCC

Replacement Model: C:\Users\bpotter\MATLAB\Projects\ARP_DO_Project\DO_03_De-

sign\FCC\verification\design_error_detections\dead_logic\FCC-

_replacement.slx

Mode: Design error detection

Model Representation: Built on 13-May-2020 15:18:15

Status: Exceeded time limit

PreProcessing Time: 13s Analysis Time: 299s

Objectives Status.

Number of Objectives:135Objectives Valid:10Objectives Undecided:4Dead Logic:6

Chapter 2. Analysis Information

Table of Contents

Model Information	
Analysis Options	
Constraints	
Design Min Max Constraints	
Approximations	

Model Information

File: FCC Version: 1.71

Time Stamp: Mon May 11 08:00:40 2020

Author: bpotter

Analysis Options

Mode: DesignErrorDetection Rebuild Model Representation: IfChangeIsDetected Detect dead logic: on Detect active logic: off Detect integer overflow: on Detect division by zero: on Detect specified minimum and maximum value violations: Detect out of bound array access: on Detect non-finite and NaN floating-po- off int values: Detect subnormal floating-point valu- off Detect data store access violations: off Maximum Analysis Time: 300s **Block Replacement:** off Parameters Analysis: off Include expected output values: off Randomize data that do not affect the off Additional analysis to reduce instanc- on es of rational approximation: Save Data: on

Save Harness: off Save Report: on

Constraints

Design Min Max Constraints

Name	Design Min Max Constraint
Act_Pos1	[-3276832767]
Act_Pos2	[-3276832767]
Act_Pos3	[-3276832767]
AHRS1	[-180180]
AHRS2	[-180180]
AHRS3	[-180180]
Pilot_theta_cmd	[-3276832767]
Pilot_phi_cmd	[-3276832767]
Pilot_r_cmd	[-3276832767]

Approximations

Simulink Design Verifier performed the following approximations during analysis. These can impact the precision of the results generated by Simulink Design Verifier. Please see the product documentation for further details.

#	Type	Description
1		The model being analyzed references at least one model more than once. Simulink Design Verifier copies referenced model contents into the replacement model before analysis so that coverage objectives for each instance of a model are treated separately. This differs from Model Coverage reporting

Analysis Information

#	Туре	Description
that combines instances for coverage. Coverage re		that combines instances for coverage. Coverage results from
		simulating test cases may differ from analysis results.

Chapter 3. Dead Logic

Simulink Design Verifier found that these decision and condition outcomes cannot occur and are dead logic in the model. Dead logic in the model can also be a side effect of parameter configurations or minimum and maximum constraints specified on input.

#	Type	Model Item	Description
1	Decision	ActuatorControl1/Saturation	input > lower limit can only be true
2	Decision	ActuatorControl1/Saturation	input >= upper limit can never be true
3	Decision	ActuatorControl2/Saturation	input > lower limit can only be true
4	Decision	ActuatorControl2/Saturation	input >= upper limit can never be true
5	Decision	ActuatorControl3/Saturation	input > lower limit can only be true
6	Decision	ActuatorControl3/Saturation	input >= upper limit can never be true

Chapter 4. Design Error Detection Objectives Status

Table of Contents

Objectives Valid	6
Objectives Undecided	6

Objectives Valid

#	Type	Model Item	Description	Analysis Time (sec)	Test Ca- se
1	Design Range	RateTransition1	Design Range: [-0.10.1]	18	n/a
3	Design Range	RateTransition2	Design Range: [-0.10.1]	18	n/a
5	Design Range	RateTransition3	Design Range: [-0.10.1]	18	n/a
28	Division by zero	ActuatorControl1/TypeCo- nversion6	Division by zero	18	n/a
53	Division by zero	ActuatorControl2/TypeCo- nversion6	Division by zero	18	n/a
78	Division by zero	ActuatorControl3/TypeCo- nversion6	Division by zero	18	n/a
101	Integer overfl- ow	Model2/Sum	Overflow	18	n/a
219	Design Range	Model1/Saturation	Design Range: [-3030]	18	n/a
226	Design Range	Model1/Saturation1	Design Range: [-3030]	18	n/a
233	Design Range	Model1/Saturation2	Design Range: [-3030]	18	n/a

Objectives Undecided

Simulink Design Verifier was not able to process these objectives with the current options.

Design Error Detection Objectives Status

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
29	Integer overfl- ow	ActuatorControl1/TypeCo- nversion6	Overflow	-1	n/a
54	Integer overfl- ow	ActuatorControl2/TypeCo- nversion6	Overflow	-1	n/a
79	Integer overfl- ow	ActuatorControl3/TypeCo- nversion6	Overflow	-1	n/a
107	Design Range	Model2/MultiportSwitch	Design Range: [-180180]	-1	n/a

Chapter 5. Derived Ranges

Signal	Derived Ranges
RateTransition1- Outport 1	[-0.10.1]
RateTransition2- Outport 1	[-0.10.1]
RateTransition3- Outport 1	[-0.10.1]
Act_Pos1- Outport 1	[-3276832767]
ActuatorControl1/TypeConversion- Outport 1	[-3276832767]
ActuatorControl1/Scaling- Outport 1	[-0.10.1]
ActuatorControl1/Sum- Outport 1	[-0.20.2]
ActuatorControl1/Difference/UD- Outport 1	[-0.20.2]
ActuatorControl1/Difference/Diff- Outport 1	[-0.40.4]
ActuatorControl1/Gain- Outport 1	[-0.06780.067801]
ActuatorControl1/Gain1- Outport 1	[-0.0010880.001088]
ActuatorControl1/Gain2- Outport 1	[-0.5460.54601]
ActuatorControl1/Integrator- Outport 1	[-0.10.1]
ActuatorControl1/Sum1- Outport 1	[-0.168890.16889]
ActuatorControl1/Saturation- Outport 1	[-0.168890.16889]
ActuatorControl1/Scaling6- Outport 1	[-1844718447]
ActuatorControl1/TypeConversion6- Outport 1	[-1844718446]
Actuator1- Outport 1	[-1844718446]
Act_Pos2- Outport 1	[-3276832767]
ActuatorControl2/TypeConversion- Outport 1	[-3276832767]
ActuatorControl2/Scaling- Outport 1	[-0.10.1]
ActuatorControl2/Sum- Outport 1	[-0.20.2]
ActuatorControl2/Difference/UD- Outport 1	[-0.20.2]
ActuatorControl2/Difference/Diff- Outport 1	[-0.40.4]
ActuatorControl2/Gain- Outport 1	[-0.06780.067801]
ActuatorControl2/Gain1- Outport 1	[-0.0010880.001088]
ActuatorControl2/Gain2- Outport 1	[-0.5460.54601]
ActuatorControl2/Integrator- Outport 1	[-0.10.1]
ActuatorControl2/Sum1- Outport 1	[-0.168890.16889]
ActuatorControl2/Saturation- Outport 1	[-0.168890.16889]
ActuatorControl2/Scaling6- Outport 1	[-1844718447]
ActuatorControl2/TypeConversion6- Outport 1	[-1844718446]
Actuator2- Outport 1	[-1844718446]
Act_Pos3- Outport 1	[-3276832767]
ActuatorControl3/TypeConversion- Outport 1	[-3276832767]
ActuatorControl3/Scaling- Outport 1	[-0.10.1]

Signal	Derived Ranges
ActuatorControl3/Sum- Outport 1	[-0.20.2]
ActuatorControl3/Difference/UD- Outport 1	[-0.20.2]
ActuatorControl3/Difference/Diff- Outport 1	[-0.40.4]
ActuatorControl3/Gain- Outport 1	[-0.06780.067801]
ActuatorControl3/Gain1- Outport 1	[-0.0010880.001088]
ActuatorControl3/Gain2- Outport 1	[-0.5460.54601]
ActuatorControl3/Integrator- Outport 1	[-0.10.1]
ActuatorControl3/Sum1- Outport 1	[-0.168890.16889]
ActuatorControl3/Saturation- Outport 1	[-0.168890.16889]
ActuatorControl3/Scaling6- Outport 1	[-1844718447]
ActuatorControl3/TypeConversion6- Outport 1	[-1844718446]
Actuator3- Outport 1	[-1844718446]
Model2/Constant- Outport 1	0
AHRS1- Outport 1- Bus element AHRS_Bus.valid	[FT]
AHRS1- Outport 1- Bus element AHRS_Bus.theta	[-180180]
AHRS1- Outport 1- Bus element AHRS_Bus.phi	[-180180]
AHRS1- Outport 1- Bus element AHRS_Bus.r	[-180180]
AHRS1- Outport 1- Bus element AHRS_Bus.q	[-180180]
AHRS1- Outport 1- Bus element AHRS_Bus.p	[-180180]
AHRS2- Outport 1- Bus element AHRS_Bus.valid	[FT]
AHRS2- Outport 1- Bus element AHRS_Bus.theta	[-180180]
AHRS2- Outport 1- Bus element AHRS_Bus.phi	[-180180]
AHRS2- Outport 1- Bus element AHRS_Bus.r	[-180180]
AHRS2- Outport 1- Bus element AHRS_Bus.q	[-180180]
AHRS2- Outport 1- Bus element AHRS_Bus.p	[-180180]
AHRS3- Outport 1- Bus element AHRS_Bus.valid	[FT]
AHRS3- Outport 1- Bus element AHRS_Bus.theta	[-180180]
AHRS3- Outport 1- Bus element AHRS_Bus.phi	[-180180]
AHRS3- Outport 1- Bus element AHRS_Bus.r	[-180180]
AHRS3- Outport 1- Bus element AHRS_Bus.q	[-180180]
AHRS3- Outport 1- Bus element AHRS_Bus.p	[-180180]
Model2/Sum- Outport 1	[03]
Model2/MultiportSwitch- Outport 1	[-540540]
Model2/Single_Value/Constant- Outport 1	0
Model2/Avg_Value/Constant- Outport 1	0
Model2/Single_Value/Switch- Outport 1	[-180180]
Model2/Avg_Value/Switch- Outport 1	[-180180]
Pilot_theta_cmd- Outport 1	[-3276832767]

Signal	Derived Ranges
Model2/Mid_Value/MinMax- Outport 1	[-180180]
Model1/TypeConversion- Outport 1	[-3276832767]
Model2/Single_Value/Switch1- Outport 1	[-180180]
Model2/Avg_Value/Switch1- Outport 1	[-180180]
Model1/Scaling- Outport 1	[-30.00130]
Model2/Mid_Value/MinMax1- Outport 1	[-180180]
Model1/Sum- Outport 1	[-570570]
Model2/Single_Value/Switch2- Outport 1	[-180180]
Model2/Avg_Value/Switch2- Outport 1	[-180180]
Model1/Gain- Outport 1	[-758.1758.1]
Pilot_phi_cmd- Outport 1	[-3276832767]
Model2/Mid_Value/MinMax2- Outport 1	[-180180]
Model1/TypeConversion1- Outport 1	[-3276832767]
Model2/Single_Value/Sum- Outport 1	[-360540]
Model2/Avg_Value/Sum- Outport 1	[-540540]
Model1/Scaling1- Outport 1	[-30.00130]
Model2/Mid_Value/MinMax3- Outport 1	[-180180]
Model2/Avg_Value/Gain- Outport 1	[-270270]
Model1/Sum1- Outport 1	[-570570]
Model1/Gain1- Outport 1	[-49.0249.02]
Model1/Gain2- Outport 1	[-1282.51282.5]
Model1/Gain3- Outport 1	[-678.3678.3]
Pilot_r_cmd- Outport 1	[-3276832767]
Model1/TypeConversion2- Outport 1	[-3276832767]
Model1/Scaling2- Outport 1	[-1515]
Model1/Sum2- Outport 1	[-555555]
Model1/Gain4- Outport 1	[-73.81573.815]
Model1/Gain5- Outport 1	[-1293.21293.2]
Model1/Integrator- Outport 1	[-1010]
Model1/Integrator1- Outport 1	[-1010]
Model1/Integrator2- Outport 1	[-1010]
Model1/Sum3- Outport 1	[-768.1768.1]
Model1/Saturation- Outport 1	[-3030]
Model1/Sum4- Outport 1	[-59.0259.02]
Model1/Saturation1- Outport 1	[-3030]
Model1/Sum5- Outport 1	[-83.81583.815]
Model1/Saturation2- Outport 1	[-3030]
Model/SOF- Outport 1	[-1937.11937.1]

Derived Ranges

Signal	Derived Ranges
Model/Sum5- Outport 1	[-1967.11967.1]
Model/RollOff1/s_1- Outport 1	[-331.27331.27]
Model/RollOff1/UnitDelay- Outport 1	[-InfInf]
Model/RollOff1/a_2_1- Outport 1	[-InfInf]
Model/RollOff1/SumA21- Outport 1	[-InfInf]
Model/RollOff1/SumB21- Outport 1	{ [-InfInf] NaN }
Model/Sum4- Outport 1	[-811.55811.55]
Model/RollOff2/s_1- Outport 1	[-136.67136.67]
Model/RollOff2/UnitDelay- Outport 1	[-InfInf]
Model/RollOff2/a_2_1- Outport 1	[-InfInf]
Model/RollOff2/SumA21- Outport 1	[-InfInf]
Model/RollOff2/SumB21- Outport 1	{ [-InfInf] NaN }
Model/Sum6- Outport 1	[-1200.81200.8]
Model/RollOff3/s_1- Outport 1	[-202.23202.23]
Model/RollOff3/UnitDelay- Outport 1	[-InfInf]
Model/RollOff3/a_2_1- Outport 1	[-InfInf]
Model/RollOff3/SumA21- Outport 1	[-InfInf]
Model/RollOff3/SumB21- Outport 1	{ [-InfInf] NaN }
Model/Gain- Outport 1	{ [-InfInf] NaN }
Model/Saturation- Outport 1	[-0.10.1]

Chapter 6. Design Errors

Table of Contents

ActuatorControl1/TypeConversion6	12
ActuatorControl2/TypeConversion6	
ActuatorControl3/TypeConversion6	12
Model2/MultiportSwitch	

ActuatorControl1/TypeConversion6

Summary.

Model Item: ActuatorControl1/TypeConversion6

Type: Overflow Status: Undecided

ActuatorControl2/TypeConversion6

Summary.

Model Item: ActuatorControl2/TypeConversion6

Type: Overflow Status: Undecided

ActuatorControl3/TypeConversion6

Summary.

Model Item: ActuatorControl3/TypeConversion6

Type: Overflow Status: Undecided

Model2/MultiportSwitch

Summary.

Model Item: Model2/MultiportSwitch

Type: Design Range: [-180..180]

Status: Undecided