


## VDDM\_2V5



Notes:

- All capacitors are X5R. 6.3V. 20%. ESR < 300mOhm or better unless otherwise noted

- All capacitors are 5% unless otherwise noted.
- Assuming a 2-layer standard 17mil FR4 (Dk=4, Df=0.02) and 7mil-15mil trace-space-drill design per Micro-TN-46-02, about 7.0 1.01F bypass caps but to fake TN-46-14 layout guidelines of GND planes use a more conservative external cap of 100pF-1nF (reference planes).
- Cannot meet DDR routing guidelines (code 6-14) on 2-layers so just keep all signals as short as possible to limit effects on Signal Integrity (SI) of incorrect line/inter-pair spacing and characteristic trace impedance.
- On 2-layer boards impedance of the lines is large so termination resistors should be used per TN-46-06.
- However, all the traces are < 0.8" long and therefore have an electrical length of <8deg at 200MHz. Also, most signals have only one via. Only UQDS (EMI-DQS4) has three vias. Since there is very little room anyway, do not use termination resistors.
- Only using one DDR device so should not require Rt and cannot fit it near iMX233 IC anyway
- For additional design and layout notes see TN-46-11
- TN AppNotes are available at [www.micron.com](http://www.micron.com)