

PSoC® Creator™ Project Datasheet for v001

Creation Time: 10/08/2016 13:50:57 User: DESKTOP-R9JOKJJ\user

Project: v001

Tool: PSoC Creator 3.3 CP3

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600 http://www.cypress.com



Copyright

Copyright © 2016 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

Trademarks

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Philips I2C Patent Rights

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



Table of Contents

1 Overview	1
2 Pins.	3
2.1 Hardware Pins	4
2.2 Hardware Ports	6
2.3 Software Pins.	
3 System Settings	10
3.1 System Configuration	10
3.2 System Debug Settings	10
3.3 System Operating Conditions	10
4 Clocks.	
4.1 System Clocks	12
4.2 Local and Design Wide Clocks	12
5 Interrupts	
5.1 Interrupts	14
6 Flash Memory	15
7 Design Contents	16
7.1 Schematic Sheet: MCU	16
7.2 Schematic Sheet: Magtek	17
8 Components	
8.1 Component type: ADC_SAR_SEQ_P4 [v2.40]	18
8.1.1 Instance ADC	
8.2 Component type: BLE [v3.10]	
8.2.1 Instance BLE	19
8.3 Component type: DieTemp_P4 [v1.0]	21
8.3.1 Instance DieTemp	21
8.4 Component type: SCB_P4 [v3.20]	
8.4.1 Instance UART	
9 Other Resources	36



1 Overview

The Cypress PSoC 4 is a family of 32-bit devices with the following characteristics:

- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals such as PWM, UART, SPI and I2C
- Analog subsystem that includes 12-bit SAR ADC, comparators, op amps, CapSense, LCD drive and more
- Several types of memory elements, including SRAM and flash
- Programming and debug system through Serial Wire Debug (SWD)
- High-performance 32-bit ARM Cortex-M0 core with a nested vectored interrupt controller (NVIC)
- Flexible routing to all pins

Figure 1 shows the major components of a typical <u>PSoC 4200 BLE</u> family member PSoC 4 device. For details on all the systems listed above, please refer to the <u>PSoC 4 Technical Reference Manual</u>.




Figure 1. PSoC 4200 BLE Device Family Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CY8C4247LQI-BL483
Package Name	56-QFN
Architecture	PSoC 4
Family	PSoC 4200 BLE
CPU speed (MHz)	48
Flash size (kBytes)	128
SRAM size (kBytes)	16
Vdd range (V)	1.9 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celcius)	-40 to 85

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by HFCLK, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources


Resource Type	Used	Free	Max	% Used
Digital Clocks	0	4	4	0.00 %
Interrupts	4	28	32	12.50 %
10	10	28	38	26.32 %
Segment LCD	0	1	1	0.00 %
CapSense	0	1	1	0.00 %
Die Temp	1	0	1	100.00 %
Serial Communication (SCB)	1	1	2	50.00 %
BLE	1	0	1	100.00 %
Timer/Counter/PWM	0	4	4	0.00 %
UDB				
Macrocells	1	31	32	3.13 %
Unique P-terms	1	63	64	1.56 %
Total P-terms	1			
Datapath Cells	0	4	4	0.00 %
Status Cells	0	4	4	0.00 %
Control Cells	0	4	4	0.00 %
Comparator/Opamp	0	4	4	0.00 %
LP Comparator	0	2	2	0.00 %
SAR ADC	1	0	1	100.00 %
DAC				
7-bit IDAC	0	1	1	0.00 %
8-bit IDAC	0	1	1	0.00 %



2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port Name T		Туре	Drive Mode
1	VDDD	VDDD		
2	XTAL32O/P6[0]	XTAL 32kHz:Xo	Reserved	
3	XTAL32I/P6[1]	XTAL 32kHz:Xi	Reserved	
4	XRES	XRES	Dedicated	
5	P4[0]	GPIO [unused]		
6	P4[1]	GPIO [unused]		
7	P5[0]	OVT IO [unused]		
8	P5[1]	OVT IO [unused]		
9	VSSD	VSSD	Power	
10	VDDR	VDDR	Power	
11	GANT1	GANT1	Dedicated	
12	ANT	ANT	Dedicated	
13	GANT2	GANT2	Dedicated	
14	VDDR	VDDR	Power	
15	VDDR	VDDR	Power	
16	XTAL24I	XTAL24I	Dedicated	
17	XTAL24O	XTAL24O	Dedicated	
18	VDDR	VDDR	Power	
19	P0[0]	GPIO [unused]		
20	P0[1]	GPIO [unused]		
21	P0[2]	GPIO [unused]		
22	P0[3]	GPIO [unused]		
23	VDDD	VDDD	Power	
24	P0[4]	GPIO [unused]		
25	P0[5]	GPIO [unused]		
26	P0[6]	Debug:SWD_IO	Reserved	
27	P0[7]	Debug:SWD_CK	Reserved	
28	P1[0]	Pin_1	A/D Out	HiZ analog
29	P1[1]	Pin_2	A/D Out	HiZ analog
30	P1[2]	GPIO [unused]		
31	P1[3]	GPIO [unused]		
32	P1[4]	\UART:rx\	Dgtl In	HiZ digital
33	P1[5]	\UART:tx\	Dgtl Out	Strong drive
34	P1[6]	GPIO [unused]		
35	P1[7]	GPIO [unused]		
36	VDDA	VDDA	Power	
37	P2[0]	GPIO [unused]		
38	P2[1]	GPIO [unused]		
39	P2[2]	GPIO [unused]		
40	P2[3]	GPIO [unused]		
41	P2[4]	GPIO [unused]		
42	P2[5]	GPIO [unused]		_
43	P2[6]	Error_LED	Software	Strong drive
4.4	Dor	00101	Output	
44	P2[7]	GPIO [unused]		
45	VREF	VREF	Dedicated 3/2016 13:50	



Pin	Port	Name	Type	Drive Mode
46	VDDA	VDDA	Power	
47	P3[0]	GPIO [unused]		
48	P3[1]	GPIO [unused]		
49	P3[2]	GPIO [unused]		
50	P3[3]	GPIO [unused]		
51	P3[4]	GPIO [unused]		
52	P3[5]	GPIO [unused]		
53	P3[6]	GPIO [unused]		
54	P3[7]	Notification_LED	Software Output	Strong drive
55	VSSA	VSSA	Power	
56	VCCD	VCCD	Power	

Abbreviations used in Table 3 have the following meanings:

- A/D Out = Analog / Digital Output
- HiZ analog = High impedance analog
- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- Dgtl Out = Digital Output



2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Port Pin Name		Type	Drive Mode
P0[0]	19	GPIO [unused]	<u> </u>	
P0[1]	20	GPIO [unused]		
P0[2]	21	GPIO [unused]		
P0[3]	22	GPIO [unused]		
P0[4]	24	GPIO [unused]		
P0[5]	25	GPIO [unused]		
P0[6]	26	Debug:SWD_IO	Reserved	
P0[7]	27	Debug:SWD_CK	Reserved	
P1[0]	28	Pin_1	A/D Out	HiZ analog
P1[1]	29	Pin_2	A/D Out	HiZ analog
P1[2]	30	GPIO [unused]		
P1[3]	31	GPIO [unused]		
P1[4]	32	\UART:rx\	Dgtl In	HiZ digital
P1[5]	33	\UART:tx\	Dgtl Out	Strong drive
P1[6]	34	GPIO [unused]		
P1[7]	35	GPIO [unused]		
P2[0]	37	GPIO [unused]		
P2[1]	38	GPIO [unused]		
P2[2]	39	GPIO [unused]		
P2[3]	40	GPIO [unused]		
P2[4]	41	GPIO [unused]		
P2[5]	42	GPIO [unused]		
P2[6]	43	Error_LED	Software Output	Strong drive
P2[7]	44	GPIO [unused]		
P3[0]	47	GPIO [unused]		
P3[1]	48	GPIO [unused]		
P3[2]	49	GPIO [unused]		
P3[3]	50	GPIO [unused]		
P3[4]	51	GPIO [unused]		
P3[5]	52	GPIO [unused]		
P3[6]	53	GPIO [unused]		
P3[7]	54	Notification_LED	Software Output	Strong drive
P4[0]	5	GPIO [unused]		
P4[1]	6	GPIO [unused]		
P5[0]	7	OVT IO [unused]		
P5[1]	8	OVT IO [unused]	IO [unused]	
XTAL32I/P6[1]	3	XTAL 32kHz:Xi	Reserved	
XTAL320/P6[0]	2	XTAL 32kHz:Xo	Reserved	

Abbreviations used in Table 4 have the following meanings:

- A/D Out = Analog / Digital Output
- HiZ analog = High impedance analog
- Dgtl In = Digital Input
- HiZ digital = High impedance digital



• Dgtl Out = Digital Output



2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Type
\UART:rx\	P1[4]	Dgtl In
\UART:tx\	P1[5]	Dgtl Out
Debug:SWD_CK	P0[7]	Reserved
Debug:SWD_IO	P0[6]	Reserved
Error_LED	P2[6]	Software
		Output
GPIO [unused]	P1[3]	
GPIO [unused]	P2[5]	
GPIO [unused]	P2[7]	
GPIO [unused]	P3[1]	
GPIO [unused]	P1[2]	
GPIO [unused]	P1[6]	
GPIO [unused]	P2[2]	
GPIO [unused]	P2[1]	
GPIO [unused]	P2[0]	
GPIO [unused]	P3[0]	
GPIO [unused]	P2[4]	
GPIO [unused]	P2[3]	
GPIO [unused]	P1[7]	
GPIO [unused]	P3[4]	
GPIO [unused]	P3[3]	
GPIO [unused]	P0[0]	
GPIO [unused]	P3[5]	
GPIO [unused]	P4[0]	
GPIO [unused]	P4[1]	
GPIO [unused]	P3[6]	
GPIO [unused]	P0[5]	
GPIO [unused]	P3[2]	
GPIO [unused]	P0[4]	
GPIO [unused]	P0[1]	
GPIO [unused]	P0[2]	
GPIO [unused]	P0[3]	
Notification_LED	P3[7]	Software
		Output
OVT IO [unused]	P5[0]	
OVT IO [unused]	P5[1]	
Pin_1	P1[0]	A/D Out
Pin_2	P1[1]	A/D Out
XTAL 32kHz:Xi	XTAL32I/P6[1]	Reserved
XTAL 32kHz:Xo	XTAL32O/P6[0]	Reserved

Abbreviations used in Table 5 have the following meanings:

- Dgtl In = Digital Input
- Dgtl Out = Digital Output
- A/D Out = Analog / Digital Output



For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the System Reference Guide
 - CyPins API routines
- Programming Application Interface section in the cy_pins component datasheet



3 System Settings

3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Unused Bonded IO	Allow but warn
Heap Size (bytes)	0x80
Stack Size (bytes)	0x0800
Include CMSIS Core Peripheral Library Files	True

3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Chip Protection	Open
Debug Select	SWD (serial wire debug)

3.3 System Operating Conditions

Table 8. System Operating Conditions

Name	Value
Variable VDDA	True
VDDA (V)	3.3
VDDD (V)	3.3
VDDR (V)	3.3





4 Clocks

The clock system includes these clock resources:

- Four internal clock sources:
 - o 3 to 48 MHz Internal Main Oscillator (IMO) ±2% at 3 MHz
 - 4 to 33 MHz External Crystal Oscillator (ECO)
 - o 32 kHz Internal Low Speed Oscillator (ILO) output
 - o 32.768 kHz Watch Crystal Oscillator (ILO) output
- HFCLK can be generated using an external signal from EXTCLK pin
- Twelve clock dividers, each with 16-bit divide capability:
 - o Eight can be used for fixed-function blocks
 - o Four can be used for the UDBs

Figure 3. System Clock Configuration







4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired		Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
						Reset	
PLL1_Sel	NONE	IMO	48 MHz	48 MHz	±2	True	True
SYSCLK	NONE	HFCLK	? MHz	48 MHz	±2	True	True
PLL0_Sel	NONE	IMO	48 MHz	48 MHz	±2	True	True
Direct_Sel	NONE	IMO	48 MHz	48 MHz	±2	True	True
HFCLK	NONE	Direct_Sel	48 MHz	48 MHz	±2	True	True
IMO	NONE		48 MHz	48 MHz	±2	True	True
ECO	NONE		24 MHz	24 MHz	±0	True	True
LFCLK	NONE	WCO	? MHz	32.768	±0.001	True	True
				kHz			
WCO	NONE		32.768	32.768	±0.001	True	True
			kHz	kHz			
ILO	NONE		32 kHz	32 kHz	±60	True	True
Timer1 (WDT1)	NONE	LFCLK	? MHz	1 Hz	±0.001	False	True
Timer0 (WDT0)	NONE	LFCLK	? MHz	1 Hz	±0.001	False	True
RTC_Sel	NONE		1 Hz	? MHz	±0	True	True
DigSig2	NONE		? MHz	? MHz	±0	False	False
DigSig4	NONE		? MHz	? MHz	±0	False	False
DigSig3	NONE		? MHz	? MHz	±0	False	False
EXTCLK	NONE		24 MHz	? MHz	±0	False	False
DigSig1	NONE		? MHz	? MHz	±0	False	False
Timer2 (WDT2)	NONE	LFCLK	? MHz	? MHz	±0	False	False

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks



Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
UART_SCBCLK	FIXED FUNCT- ION	HFCLK	1.382 MHz	1.371 MHz	±2	True	True
ADC_intClock	FIXED FUNCT- ION	HFCLK	1 MHz	1 MHz	±2	True	True
BLE_LFCLK	NONE	LFCLK	32.768 kHz	32.768 kHz	±0.001	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 4 Technical Reference Manual
- Clocking chapter in the **System Reference Guide**

 - CySysClkImo API routines
 CySysClkIlo API routines
 CySysClkEco API routines
 - CySysClkWco API routines
 - CySysClkWrite API routines



5 Interrupts

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Priority	Vector
ADC_IRQ	3	15
BLE_bless_isr	3	12
ClockTick_ISR	3	8
LowVoltage_ISR	3	14

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 4 Technical Reference Manual
- Interrupts chapter in the <u>System Reference Guide</u>
 Cylnt API routines and related registers
- Datasheet for cy_isr component



6 Flash Memory

PSoC 4 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x1FFFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 128 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the <u>PSoC 4 Technical Reference Manual</u>
- Flash and EEPROM chapter in the **System Reference Guide**
 - CySysFlash API routines

v001 Datasheet 10/08/2016 13:50 15




7 Design Contents

This design's schematic content consists of the following 2 schematic sheets:

7.1 Schematic Sheet: MCU

Figure 5. Schematic Sheet: MCU



This schematic sheet contains the following component instances:

- Instance <u>ADC</u> (type: ADC_SAR_SEQ_P4_v2_40)
- Instance <u>BLE</u> (type: BLE_v3_10)
- Instance <u>DieTemp</u> (type: DieTemp_P4_v1_0)
- Instance <u>UART</u>(type: SCB_P4_v3_20)



7.2 Schematic Sheet: Magtek

	Figure 6.	Schematic	Sheet:	Magtek
--	-----------	-----------	--------	--------

v001 Datasheet 10/08/2016 13:50 17



8 Components

8.1 Component type: ADC_SAR_SEQ_P4 [v2.40]

8.1.1 Instance ADC

Description: PSoC 4 Sequencing Successive Approximation ADC

Instance type: ADC_SAR_SEQ_P4 [v2.40]

Datasheet: online component datasheet for ADC_SAR_SEQ_P4

Table 13. Component Parameters for ADC

Parameter Name	Value	Description
AdcAClock	2	Acquisition time in clock cycles for configuration A.
AdcAdjust	ClockFreq	Timing parameter adjustable by the user.
AdcAlternateResolution	8	This parameter sets the alternate ADC resolution to either 8 or 10 bits.
AdcAvgMode	Fixed Resolution	This parameter sets how the averaging mode operates.
AdcAvgSamplesNum	256	This parameter sets the averaging rate for any channel that has its averaging option enabled.
AdcBClock	2	Acquisition time in clock cycles for configuration B.
AdcCClock	2	Acquisition time in clock cycles for configuration C.
AdcChannelsEnConf	0	This bitmask is intended to enable the channels for scanning during runtime.
AdcChannelsModeConf	2	Mode configuration for the channels (0 - Single, 1 - Differential)
AdcClock	Internal	Clock source type.
AdcClockFrequency	1000000	Specifies the internal clock frequency in Hz.
AdcCompareMode	Low_Limit <= Result < High_Limit	This parameter sets the condition in which the limit condition will occur.
AdcDataFormatJustification	Right	This parameter sets whether the output data is left or right justified for a 16-bit word. For signed values, the result will be sign extended when configured in right justification mode.
AdcDClock	2	Acquisition time in clock cycles for configuration D.
AdcDifferentialResultFormat	Signed	This parameter sets the whether the result from a differential measurement is Signed or Unsigned.
AdcHighLimit	2047	This parameter sets the high limit for a limit compare.



Parameter Name	Value	Description
AdcInjChannelEnabled	true	Determines whether the symbol will display the injection channel.
AdcInputBufGain	Disable	Sets the input buffer gain or disables it.
AdcLowLimit	0	This parameter sets the low limit for a limit compare.
AdcMaxResolution	12	Sets the maximum resolution of the ADC in bits.
AdcSampleMode	FreeRunning	Sampling mode.
AdcSarMuxChannelConfig	10	Channels mode configuration for the multiplexer (0 - Single, 1 - Differential)
AdcSequencedChannels	1	Number of input signals that will be scanned. This excludes the injection channel.
AdcSingleEndedNegativeInput	Vss	Negative input source for single ended operation.
AdcSingleResultFormat	Signed	This parameter sets whether the result from a single ended measurement is Signed or Unsigned.
AdcSymbolHasSingleEn- dedInputChannel	false	Determines whether the configuration contains an external negative input.
AdcVrefSelect	Internal 1.024 volts	The reference voltage that is used for the SAR ADC.
AdcVrefVoltage_mV	1024	The reference voltage value.
rm_int	false	Removes the internal interrupt

8.2 Component type: BLE [v3.10]

8.2.1 Instance BLE

Description: Bluetooth Low Energy (BLE)

Instance type: BLE [v3.10]
Datasheet: online component datasheet for BLE

Table 14. Component Parameters for BLE

Parameter Name	Value	Description
AutopopulateWhitelist	true	Provides an option to link the whitelist to the bonded device list.
EnableExternalPAcontrol	false	Enables external power amplifier control signal with align with internal PA on time. High active.
EnableExternalPrepWriteBuff	false	Enables application to provide dynamically allocated buffer for prepare write request. The buffer should be allocated and provided after CYBLE_EVT MEMORY_REQUEST event from stack.
EnableL2capLogicalChannels	true	Enables L2CAP logical channels support.



Parameter Name	Value	Description
EnableLinkLayerPrivacy	false	Enables LL Privacy 1.2 feature of Bluetooth 4.2.
HalBaudRate	115200	UART baud rate
ImportFilePath		The path to the file shared by
		another BLE component
KeypressNotifications	false	instance. Provides an option for a
Reypressivouncations	laise	keyboard-only device during the
		LE secure pairing process to
		send key press notifications
		when the user enters or deletes
		a key.
L2capMpsSize	23	The maximum size of payload data that the L2CAP layer is
		capable of accepting.
L2capMtuSize	23	The maximum SDU size of an
	-5	L2CAP packet.
L2capNumChannels	1	The number of LE L2CAP
		connection oriented logical
		channels required by the
L2capNumPsm	1	application. The number of PSMs required
Lzcapinumirsiii	<u>'</u>	by the application.
LLMaxRxPayloadSize	27	The maximum link layer receive
		payload size to be used in the
LLMaxTxPayloadSize	27	design. The maximum link layer
LLIVIAX I XF ayloauSize	21	transmit payload size to be used
		in the design.
MaxAttrNoOfBuffer	1	Number of buffers can be
		increased from 1 to 10 to
		achieve better throughput if
MaxBondedDevices	4	attribute mtu > 32. The maximum number of
MaxBondedDevices	4	bonded devices to be supported
		by this device.
MaxResolvableDevices	8	The maximum number of peer
		devices whose addresses
		should be resolved by this
NA NAII-14 - II AOI		device.
MaxWhitelistSize	8	The maximum number of devices that can be added to
		the whitelist.
Mode	Profile	Defines the component
		operating mode.
SharingMode	None	Defines if some parts of code are shared between two BLE
		components.
StackMode	Release	Determines the internal stack
		mode. Is used to switch the
		operation for debugging.
StrictPairing	false	Provides an option to use only
		the selected security features
		and doesn't fallback to an unsecure connection if the peer
		device doesn't support the
		selected security features.



Parameter Name	Value	Description
UseDeepSleep	true	Indicates whether deep sleep
		mode is used.

8.3 Component type: DieTemp_P4 [v1.0]

8.3.1 Instance DieTemp

Description: Die temperature sensor interface

Instance type: DieTemp_P4 [v1.0]

Datasheet: online component datasheet for DieTemp_P4

8.4 Component type: SCB_P4 [v3.20]

8.4.1 Instance UART

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v3.20]

Datasheet: online component datasheet for SCB_P4

Table 15. Component Parameters for UART

Parameter Name	Value	Description
Ezl2cBusVoltage	3.3	When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus. Only applicable for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
EzI2cClockFromTerm	false	When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.
Ezl2cClockStretching	true	When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.



Parameter Name	Value	Description
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C,
		this parameter defines the
		number of I2C slave addresses
		that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		primary 7-bits slave address
		(MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		secondary 7-bits slave address
		(MSB ignored).
		Only applicable when EZI2C clock stretching option is set.
F=I2aClawData	Foot	<u> </u>
Ezl2cSlewRate	Fast	When the SCB mode is EZI2C,
		this parameter specifies the slew rate settings of the I2C
		pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined.Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C,
		this parameter specifies the
		maximum size of the slave
		buffer that is exposed to the
		master: 8bits – maximum buffer
		size is 256 bytes, 16 bits – maximum buffer size is 65535
Ezl2cWakeEnable	false	bytes. When the SCB mode is EZI2C,
EZIZCVVARECHADIE	laise	this parameter enables wakeup
		from Deep Sleep on I2C
		address match event.
I2cAcceptAddress	false	When the SCB mode is I2C, this
120/1000pt/1001003	Idise	parameter specifies whether to
		accept the match slave address
		in RX FIFO or not. All slave
		matched addresses are ACKed.
		The user has to register the
		callback function to handle
		accepted addresses. This
		feature has to be used when
		more than one address support
		is required.



Parameter Name	Value	Description
I2cAcceptGeneralCall I2cBusVoltage	false	When the SCB mode is I2C, this parameter specifies whether to accept the general call address. The general call address is ACKed when accepted and NAKed otherwise. The user has to register the callback function to handle the general call address. When the SCB mode is I2C, this
		parameter specifies the voltage applied to the pull-up resistors on the I2C bus. Only applicable for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cByteModeEnable	false	When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
I2cClockFromTerm	false	When the SCB mode is I2C, this parameter provides a clock terminal to connect a clock outside the component.
I2cDataRate	100	When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.



Parameter Name	Value	Description
12cOvsFactor	16	When the SCB mode is I2C, this
IZCOVSFACIOI	10	parameter defines the
		oversampling factor of
		SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this
12COVSFACIOIT light	0	parameter defines the high
		oversampling factor of
		SCBCLK.
		Only applicable for I2C Master
		modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this
IZCOVSI ACIOILOW	0	parameter defines the low
		oversampling factor of
		SCBCLK.
		Only applicable for I2C Master
		modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this
120014707 (441033		parameter specifies the I2C 7-
		bits slave address (MSB
		ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this
12001aVC/Add1033IVIa3K	204	parameter specifies the I2C
		Slave address mask.
		Bit value 0 – excludes bit from
		address comparison.
		Bit value 1 – the bit needs to
		match with the corresponding
		bit of the I2C slave address.
I2cSlewRate	Fast	When the SCB mode is I2C, this
1200101111110	l dot	parameter specifies the slew
		rate settings of the I2C pins.
		For devices supporting GPIO
		Over-Voltage Tolerance
		(GPIO_OVT) pins, I2C FM+
		options should be used when
		I2C data rate is greater than
		400 kbps. This option also
		requires the I2C bus voltage to
		be defined. Refer to the Device
		Datasheet to determine which
		pins are GPIO_OVT capable.
I2cWakeEnable	false	When the SCB mode is I2C, this
		parameter enables wakeup from
		Deep Sleep on an I2C address
		match event.
ScbMisoSdaTxEnable	true	This parameter defines the
		availability of the spi_miso_i2c
		sda_uart_tx pin.
ScbMode	UART	This parameter defines the
		mode of operation for the SCB
		component.
ScbMosiSclRxEnable	true	This parameter defines the
		availability of the spi_mosi_i2c
		scl_uart_rx pin.
ScbRxWakeIrqEnable	false	This parameter defines the
		availability of the spi_mosi_i2c
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
		availability of the sclk pin.
	•	· · · · · · · · · · · · · · · · · · ·



Parameter Name	Value	Description
ScbSs0Enable	false	This parameter defines the
		availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the availability of the ss3 pin.
SpiBitRate	1000	When the SCB mode is SPI, this parameter specifies the Bit rate in kbps (up to 8000 kbps); the actual rate may differ based on available clock frequency and component settings. This parameter has no effect if the Clock from terminal parameter is enabled.
SpiBitsOrder	MSB First	When the SCB mode is SPI, this parameter defines the bit order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiClockFromTerm	false	When the SCB mode is SPI, this parameter provides a clock terminal to connect a clock outside the component.
SpiFreeRunningSclk	false	When the SCB mode is SPI, this parameter specifies the SCLK generation by the master as: gated or free running (continuous). Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpilnterruptMode	None	When the SCB mode is SPI, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside the component.



Parameter Name	Value	Description
SpiIntrMasterSpiDone	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_M. SPI_DONE interrupt source. SCB.INTR_M. SPI_DONE: all data are sent into TX FIFO and
		the TX FIFO and the shifter register are emptied. Only applicable for SPI Master mode.
SpiIntrRxFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
SpilntrRxNotEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
SpilntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.
SpiIntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR trigger condition: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode.



SpilntrTxEmpty	Parameter Name	Value	Description
SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty. SpilntrTxNotFull false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FulL interrupt source. SCB.INTR_TX.NOT_FulL trigger condition: TX FIFO is not full. There is at least one entry to put data. SpilntrTxOverflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumber Of SelectLines 1 When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumber Of SelectLines 1 When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumber Of SelectLines 1 When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. First SPI Slave has not you one. The SPI Slave has not you one. The SPI Slave has not you one.	SpiIntrTxEmpty		When the SCB mode is SPI,
SpilntrTxNotFull false False SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty. When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data. SpilntrTxOverflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpilntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TX.GGER interrupt source. SCB.INTR_TX.TX.TRIGGER interrupt source. SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.TX.TRIGGER interrupt source. SCB.INTR_TX.TX.TRIGGER interrupt source. SCB.INTR_TX.TX.TX.TX.TX.TX.TX.TX.TX.TX.TX.TX.TX.T			
SpilntrTxNotFull false SpilntrTxNotFull false SpilntrTxNotFull false SpilntrTxNotFull false SpilntrTxNotFull SpilntrTxNotFull SpilntrTxNotFull SpilntrTxNotFull SpilntrTxNotFull Interrupt source. SCB.INTR_TX.NOT_Full Interrupt source. SCB.INTR_TX.NOT_Full Interrupt source. SCB.INTR_TX.OVERFLOW Interrupt source. SCB.INTR_TX.TX.OVERFLOW Interrupt source. SCB.INTR_TX.TRIGGER Interrupt source. SCB.INTR_TX.TRIGGER Interrupt source. SCB.INTR_TX.TRIGGER Interrupt source. SCB.INTR_TX.UNDERFLOW Interrupt source.			
Condition: TX FIFO is empty.			
SpiintrTxNotFull			
this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data. SpiIntrTxOverflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpiIntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER Interrupt source. SCB.INTR_TX.TRIGGER Interrupt source. SCB.INTR_TX.TRIGGER Interrupt source. SCB.INTR_TX.TRIGGER Interrupt source. SCB.INTR_TX.NUDERFLOW trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMode Siave When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of slave specifie	SpilntrTyNotFull	false	•
SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data. SpiIntrTxOverflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpiIntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFL	Spiriti Partoti dii	14150	· ·
SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data. SpilntrTxOverflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpilntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMode SpiMode Slave When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter specifics the mode of operation as: Slave or Master. SpiNumberOffRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumber OfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.			
trigger condition: TX FIFO is not full. There is at least one entry to put data. SpilntrTxOverflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpilntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpITxTriggerLevel. SpilntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMode SpiMode Slave When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
SpiIntrTxOverflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpiIntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpiIntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables sempling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter speciets SPI this parameter applies a digital 3 tap median filter to the SPI input line. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter speciets SPI this parameter speciets SPI this parameter speciets SPI this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
SpiIntrTxOverflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpiIntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of slave select lines. The SPI Slave has only one			
SpilntrTxOverflow			
this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpiIntrTxTrigger false SpiIntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of slave select lines. The SPI Slave has only one	SpilntrTvOverflow	false	·
SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpilntrTxTrigger false Mhen the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one	Spiriti 1xOvernow	laise	
interrupt source. SCB.INTR_TX.OVERFLOW trigger condition: attempt to write to a full TX FIFO. SpilntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiNumberOfRxDataBits When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of slave select lines. The SPI Slave has only one			
trigger condition: attempt to write to a full TX FIFO.			
SpilntrTxTrigger false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpilntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			_
SpiIntrTxTrigger			
this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of slave select lines. The SPI Slave has only one	ColleteTeTelesson	falsa	
SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. The SPI Slave has only one	Spiintrixirigger	faise	· ·
interrupt source. SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of data bits inside the SPI byte/word for RX direction. SpiNumber of slave select lines. The SPI Slave has only one			
SCB.INTR_TX.TRIGGER trigger condition: remains active until TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel. SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumber of Slave select lines. The SPI Slave has only one			_
SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of slave select lines. The SPI Slave has only one			
SpiIntrTxUnderflow false false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
SpiIntrTxUnderflow false When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false Men the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
SpilntrTxUnderflow			· _ · _ · _ · _ · _ · _ · _ · _ ·
this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one	SpilntrTyl Inderflow	false	
SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false Mhen the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one	Spiriti i xoriderilow	laise	1
SCB.INTR_TX.UNDERFLOW trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
trigger condition: attempt to read from an empty TX FIFO. SpiLateMisoSampleEnable false false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
read from an empty TX FIFO. SpiLateMisoSampleEnable false When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
SpiLateMisoSampleEnablefalseWhen the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.SpiMedianFilterEnablefalseWhen the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.SpiModeSlaveWhen the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.SpiNumberOfRxDataBits8When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.SpiNumberOfSelectLines1When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
this parameter enables late sampling of the MISO line by the master. SpiMedianFilterEnable false false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one	Snil ataMisaSamplaEnabla	folso	
SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one	SpicateiviisoSampieEnable	laise	· ·
SpiMedianFilterEnable false When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
this parameter applies a digital 3 tap median filter to the SPI input line. SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one	SpiMedianFilterEnable	false	When the SCB mode is SPI,
SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
SpiMode Slave When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter specifies the number of slave select lines. The SPI Slave has only one			· ·
this parameter selects SPI mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one	CuiMada	01.	
mode of operation as: Slave or Master. SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one	Spiivlode	Slave	· ·
SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
SpiNumberOfRxDataBits 8 When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
this parameter specifies the number of data bits inside the SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one	SpiNumberOfRxDataBits	8	
SPI byte/word for RX direction. SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			· ·
SpiNumberOfSelectLines 1 When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one			
this parameter defines the number of slave select lines. The SPI Slave has only one			-
number of slave select lines. The SPI Slave has only one	SpiNumberOfSelectLines	1	· ·
The SPI Slave has only one			
			slave select line. The SPI
Master has up to 4 lines.			



Parameter Name	Value	Description
SpiNumberOfTxDataBits	8	When the SCB mode is SPI,
		this parameter define the
		number of data bits inside the
		SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI,
		this parameter defines the
		oversampling factor of
		SCBCLK.
SpiRemoveMiso	false	When the SCB mode is SPI,
		this parameter removes the
		MISO pin.
SpiRemoveMosi	false	When the SCB mode is SPI,
		this parameter removes the
0.15		MOSI pin.
SpiRemoveSclk	false	When the SCB mode is SPI,
		this parameter removes the
0 'D B #0'-		SCLK pin.
SpiRxBufferSize	8	When the SCB mode is SPI,
		this parameter defines the size of the RX buffer.
SpiDyOutputEnable	false	When the SCB mode is SPI,
SpiRxOutputEnable	laise	this parameter enables the RX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
SpiRxTriggerLevel	7	When the SCB mode is SPI,
		this parameter defines the
		number of entries in the RX
		FIFO to control the SCB.INTR
		RX.TRIGGER interrupt event or
		RX DMA trigger output.
SpiSclkMode	CPHA = 0, CPOL	When the SCB mode is SPI,
	= 0	this parameter defines the serial
		clock phase (CPHA) and
0.00 (1.5.11		polarity (CPOL).
SpiSmartioEnable	false	When the SCB mode is SPI,
		this parameter enables the
ConiCo OD ala vita	A -45 1	SmartIO support.
SpiSs0Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active polarity of slave select 0.
		polarity of slave select o.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
SpiSs1Polarity	Active Low	When the SCB mode is SPI,
		this parameter specifies active
		polarity of slave select 1.
		Applicable only for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.



Parameter Name	Value	Description
SpiSs2Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 2.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 3. Applicable only for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub mode of the SPI as: Motorola, TI(Start Coincides), TI(Start Precedes), or National Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI, this parameter defines the type of SPI transfers separation as: continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the TX buffer.
SpiTxOutputEnable	false	When the SCB mode is SPI, this parameter enables the TX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
SpiTxTriggerLevel	0	When the SCB mode is SPI, this parameter defines the number of entries in the TX FIFO to control the SCB.INTRTX.TRIGGER interrupt event or TX DMA trigger output.
SpiWakeEnable	false	When the SCB mode is SPI, this parameter enables wakeup from Deep Sleep on slave select event.
UartByteModeEnable	true	When the SCB mode is UART, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16-bit FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8-bit FIFO data element. The FIFO depth is 16 entries. Applicable only for devices
		other than PSoC 4000/PSoC 4100/PSoC 4200.

v001 Datasheet 10/08/2016 13:50 29



Parameter Name	Value	Description
UartClockFromTerm	false	When the SCB mode is UART,
		this parameter provides a clock
		terminal to connect a clock
		outside the component.
UartCtsEnable	false	When the SCB mode is UART,
		this parameter enables the cts
		input.
		Only applicable for devices other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartCtsPolarity	Active Low	When the SCB mode is UART,
CartosPolarity	Active Low	this parameter specifies active
		polarity of an input cts signal.
		polarity of all input dis signal.
		Only applicable for devices
		other than PSoC 4000/PSoC
		4100/PSoC 4200.
UartDataRate	115200	When the SCB mode is UART,
		this parameter specifies the
		Baud rate in bps (up to 1000
		kbps); the actual rate may differ
		based on available clock
		frequency and component
		settings. This parameter has no effect if the Clock from terminal
		parameter is enabled.
UartDirection	TX + RX	When the SCB mode is UART,
Cartollection	IATRA	this parameter enables RX or
		TX direction or both
		simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART,
		this parameter defines whether
		the data is dropped from RX
		FIFO on a frame error event.
UartDropOnParityErr	false	When the SCB mode is UART,
		this parameter determines
		whether the data is dropped
		from RX FIFO on a parity error
		event.
UartInterruptMode	None	When the SCB mode is UART,
		this parameter specifies the
		interrupt mode. None: Removes all interrupt support. Internal:
		Leaves the interrupt SCBIRQ
		inside the component - the
		interrupt terminal becomes
		invisible. External: Provides an
		interrupt terminal to connect an
		interrupt outside component.
UartIntrRxFrameErr	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.FRAME
		ERROR interrupt source.
		SCB.INTR_RX.FRAME
		ERROR trigger condition: frame error in received data frame.
		enor in received data fraisle.



Parameter Name	Value	Description
UartIntrRxFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL trigger condition: RX FIFO is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY trigger condition: RX FIFO is not empty. There is at least one entry to get data from.
UartIntrRxOverflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW trigger condition: attempt to write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.PARITY ERROR interrupt source. SCB.INTR_RX.PARITY ERROR trigger condition: parity error in received data frame.
UartIntrRxTrigger	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER trigger condition: remains active until RX FIFO has more entries than the value specified by UartRxTriggerLevel.
UartIntrRxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW trigger condition: attempt to read from an empty RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY trigger condition: TX FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL trigger condition: TX FIFO is not full. There is at least one entry to put data.



Parameter Name	Value	Description
UartIntrTxOverflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.OVERFLOW
		interrupt source.
		SCB.INTR_TX.OVERFLOW trigger condition: attempt to
		write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART,
Garana (X) nggoi	laico	this parameter enables the
		SCB.INTR TX.TRIGGER
		interrupt source.
		SCB.INTR_TX.TRIGGER
		trigger condition: remains active
		until TX FIFO has fewer entries
		than the value specified by
UartIntrTxUartDone	false	UartTxTriggerLevel. When the SCB mode is UART,
Cartiful (XOartDoffe	laise	this parameter enables the
		SCB.INTR TX.UART DONE
		interrupt source.
		SCB.INTR_TX.UART_DONE
		trigger condition: all data are
		sent in to TX FIFO and the
		transmit FIFO and the shifter
Handle & Talland and All	f.1.	register are emptied.
UartIntrTxUartLostArb	false	When the SCB mode is UART,
		this parameter enables the SCB.INTR TX.UART ARB -
		LOST interrupt source.
		SCB.INTR_TX.UART_ARB
		LOST trigger condition: UART
		lost arbitration, the value driven
		on the TX line is not the same
		as the value observed on the
		RX line. This event is useful when the transmitter and the
		receiver share a TX/RX line.
		Only applicable for UART
		SmartCard mode.
UartIntrTxUartNack	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.UART_NACK
		interrupt source.
		SCB.INTR_TX.UART_NACK trigger condition: UART
		transmitter received a negative
		acknowledgement.
		Only applicable for UART
		SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.UNDERFLOW
		interrupt source.
		SCB.INTR_TX.UNDERFLOW trigger condition: attempt to
		read from an empty TX FIFO.
		road nom an empty TATHO.



Parameter Name	Value	Description
UartIrdaLowPower	false	When the SCB mode is UART, this parameter enables the low power receiver option. Only applicable for UART IrDA mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART, this parameter inverts the incoming RX line signal. Only applicable for UART IrDA mode.
UartMedianFilterEnable	false	When the SCB mode is UART, this parameter applies a digital 3 tap median filter to the UART input line.
UartMpEnable	false	When the SCB mode is UART, this parameter enables the UART multi-processor mode. Only applicable for UART Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART, this parameter define whether to put the matched UART address into RX FIFO. Only applicable for UART multiprocessor mode.
UartMpRxAddress	2	When the SCB mode is UART, this parameter defines the UART address. Only applicable for UART multi- processor mode.
UartMpRxAddressMask	255	When the SCB mode is UART, this parameter defines the address mask in multiprocessor operation mode. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the UART address. Only applicable for UART multiprocessor mode.
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.



Parameter Name	Value	Description
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal.
		Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Applicable only for devices other than PSoC 4000/PSoC 4100/PSoC 4200.
UartRxBufferSize	16	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxOutputEnable	false	When the SCB mode is UART, this parameter enables the RX trigger output terminal of the component. This terminal must be connected to the DMA input trigger or left unconnected. Only applicable for devices which have a DMA controller.
UartRxTriggerLevel	7	When the SCB mode is UART, this parameter defines the number of entries in the RX FIFO to trigger control the SCB.INTR_RX.TRIGGER interrupt event or RX DMA trigger output.
UartSmartioEnable	false	When the SCB mode is UART, this parameter enables the SmartIO support.
UartSmCardRetryOnNack	false	When the SCB mode is UART, this parameter defines whether to send a message again when a NACK response is received. Only applicable for UART SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART, this parameter defines the sub mode of UART as: Standard, SmartCard or IrDA.



Parameter Name	Value	Description
UartTxBufferSize	16	When the SCB mode is UART,
Cartixbuilersize	10	,
		this parameter defines the size
11 17 0 1 15 11		of the TX buffer.
UartTxOutputEnable	false	When the SCB mode is UART,
		this parameter enables the TX
		trigger output terminal of the
		component. This terminal must
		be connected to the DMA input
		trigger or left unconnected. Only
		applicable for devices which
		have a DMA controller.
UartTxTriggerLevel	0	When the SCB mode is UART,
		this parameter defines the
		number of entries in the TX
		FIFO to control the SCB.INTR
		TX.TRIGGER interrupt event or
		TX DMA trigger output.
UartWakeEnable	false	When the SCB mode is UART,
		this parameter enables the
		wakeup from Deep Sleep on
		start bit event. The actual
		wakeup source is RX GPIO.
		The skip start UART feature
		allows it to continue receiving
		bytes.

v001 Datasheet 10/08/2016 13:50 35



9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the System Reference Guide
 - o Software base types
 - Hardware register types
 - Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - o The full PSoC 4 register map is covered in the PSoC 4 Registers Technical Reference
 - o Register Access chapter in the System Reference Guide

 - § CY_GET API routines § CY_SET API routines
- System Functions chapter in the **System Reference Guide**
 - o General API routines
 - o CyDelay API routines
 - o CyVd Voltage Detect API routines
- Power Management
 - o Power Supply and Monitoring chapter in the PSoC 4 Technical Reference Manual
 - o Low Power Modes chapter in the PSoC 4 Technical Reference Manual
 - o Power Management chapter in the System Reference Guide
 - § CyPm API routines
- Watchdog Timer chapter in the System Reference Guide
 - CyWdt API routines