

Everyone is on mute, but feel free to send questions using the chat window.

2022-05-31

www.testinsight.com

# The 3 Tees Agenda



- Short <u>technical</u> sessions up to 20min
- O DC Measurements in patterns
  - Guest speaker Carl Elmen
- O Q&A
- You can send questions throughout the meeting using chat



#### The Motivation and challenge

- Inserting DC measurements into patterns
  - Very common usage, IDDQ, supply currents
  - Often a manual process done directly on the tester
    - Splitting patterns, hard to automate
    - Using tester specific frameworks, SmartRDI, in-house tooling, generate DC events inside testmethod.
    - Have to compile, manage first run, tester generates lots of small patterns that are difficult to manage with version control
    - New patterns repeat the process

#### Solution: STIL IEEE-1450.2 + ATEGen

- STIL standard extensions allows adding DC specs and measurements directly in the STIL file
  - O Patterns can be processed by software *outside* of the tester environment
  - Advantages:
    - Same pattern source for multiple tester platforms
    - O DC measurements are inserted "upstream", i.e. before conversion
    - O Patterns with DC code works "out of the box" no patching in features on the tester.
  - Uses existing level and timing specs



- Example STIL File
- Need to include DCLevels 2002;
- Define a minimal pin list, two digital pins and one supply
- Define DC and timing specs

```
// Stil header DC Levels need to be included
STIL 1.0 €
  Design 2005;
  DCLevels 2002;
// Pin definitions
Signals {
             // Digital input
 clk In;
  d1 In:
             // Digital input
  VDD Supply: // Power Supply (DPS) pin
  Spec all_specs {
    Category all_cats {
      per1 = '100ns';
      vdd_low = '1.5V';
      vdds_low = '2.7V';
      vdds_hi = (3.3V);
      iddmax = '100mA';
      vih_hi = '3.3V';
      vil_hl = '0.0V';
      custom_vdd_low = 'vdd_low + 0.1V' ;
```



- 93kDynamicDC\_Events defines the test points
- Values can be used directly
- Use of defined specs also allowed



"name": IddqTestPoint

links the definition of a DC measurement with a place in the pattern.


You will need to manage settling time yourself (Loop)

```
V { d1 =1;}
V { d1 =0;}
"<DC_EVENT_1>VF_vdd_3p3V":IddqTestPoint;
V { d1 =0;}
V { d1 =1;}

V { d1 =0;}
V { d1 =0;}
"<DC_EVENT_1>VF_vdd_3p3V":IddqTestPoint;
V { d1 =0;}
V { d1 =0;}
V { d1 =0; LP:=8789;}
Loop LP { V { Ann {* Settling time*}}}
V { d1 =1:}
```



#### **Conversion flow**



#### **Live Demo**



- Convert a STIL file with DC measurements to Advantest 93k
  - Insertion of test points
  - Using specs
  - View result

#### Links



- Demo program
  - https://github.com/carelmen/stil\_with\_dc
- ATEGen / TDL
  - https://www.testinsight.com/tdl-test-pattern-conversion/



Thank You



www.testinsight.com