AiF: Accelerating On-Device LLM Inference Using In-Flash Processing

Jaeyong Lee¹, Hyeunjoo Kim¹, Sanghun Oh¹, Myoungjun Chun², Myungsuk Kim³, and Jihong Kim¹

¹Seoul National University
²Soongsil University
³Kyungpook National University

차세대데이터센터 기술동향 워크샵 (KCC 2025)

(Presented at ISCA 2025)

Talk Outline



On-Device LLM Inference



SSD-Centric Approaches




AiF: Accelerator-in-Flash



Evaluation results and Summary


On-Device LLM Inference

• Deploying LLMs directly on edge devices is gaining significant attention






- Privacy concerns
- Network requirement
- Personalization
- Latency
- ...



Problem: Memory Constraints in On-Device LLMs



Talk Outline



On-Device LLM Inference



SSD-Centric Approaches





AiF: Accelerator-in-Flash




Evaluation results and Summary

Offloading Model Parameters to SSD








- Per-token generation latency: > 2 s
- Generation throughput: < 0.5 token/sec


The limited SSD bandwidth can significantly degrade the performance

Performance Requirements

Minimum token generation rates to ensure a seamless user experience




In-Storage Processing (ISP)






Limitations of ISP

The performance gain of ISP is constrained by the limited flash channel bandwidth



Our Approach: In-Flash Processing (IFP)



2) Only return the computation results to the controller

Talk Outline



On-Device LLM Inference



SSD-Centric Approaches





AiF: Accelerator-in-Flash




Evaluation results and Summary

Accelerator-in-Flash (AiF)







On-device LLM inference (single-batch)




Example: Feedforward Network of LLaMA-2






Challenge 1: High Read Latency

A 1-TiB SSD (16 flash chips) can only reach an internal read bandwidth of 25.6 GB/s (-74.4 %), due to the **high latency of page read.**




2) Multiple read operations




CSB page: 3 reads


MSB page: 2 reads

Challenge 2: High Error Rate of Flash Memory



Modern TLC (3b/cell) memory






AiFChip

Challenge 2: High Error Rate (cont'd)

Error sensitivity analysis of LLM inference



Huge overheads of on-chip ECC decoder

Required decoding throughput:


- ✓ Off-chip ECC: Low external bandwidth (4~8 GB/s)
- ✓ On-chip ECC: High internal bandwidth

- If internal read bandwidth is 100 GB/s,
 an overall on-chip ECC decoders can consume
 - **✓ 10.69 W power**
 - \checkmark 40.48 mm^2 silicon area

A lightweight on-chip ECC scheme is required


Solution 1: Charge Recycling Read

Read two consecutive wordlines




Solution 1: Charge Recycling Read (cont'd)

Read n consecutive wordlines



By storing LLM parameters on consecutive WLs,

- 3x improved bandwidth
- 3.6x improved energy efficiency





Solution 2: Biased-Error Encoding

- Key Idea
 - 1 Make errors uneven across pages
 - 2 Store LLM parameters only on reliable pages


<Characterization results from 160 TLC flash chips> **160** Max. number of bit Flash Chip Flash Chip @ 1-yr retention + 30° C errors per 1-KiB CDPC SSD Controller **120** LDPC (soft) **ECC** 80 LDPC (hard) margin Flash Chip Flash Chip **40** 0 **Powerful LDPC ECC** 4 P/E cycles (K) Off-chip LDPC Off-chip LDPC (Provisioned) RBER RBER On-chip ECC (Minimum required) Page 2 can be corrected by lightweight ECC 0 **Page** Page

Solution 2: Biased-Error Encoding (cont'd)






Store LLM parameters only on reliable & fast LSB pages



Host-AiFSSD Collaborative Inference



Talk Outline



On-Device LLM Inference



SSD-Centric Approaches



AiF: Accelerator-in-Flash



Evaluation results and Conclusion


Evaluation Setup

- LLM Inference Engine: llama.cpp
- AiFSSD Emulator: NVMeVirt
- Comparison schemes
 - 1) In-Memory: An ideal system without memory constraints
 - 2) Memory + SSD: 8 GiB memory constraint
 - **3) AiF--:** AiF without two optimization techniques
 - 4) AiF

Evaluated models


- **LLaMA2-7B** (7.7 GiB)
- **LLaMA3-8B** (8.5 GiB)
- **Falcon-11B** (11.2 GiB)
- **LLaMA2-13B** (14 GiB)
- **Mixtral-8x7B** (48.2 GiB)
- **GPT-NeoX-20B** (21.5 GiB)
- Falcon-40B (41.5 GiB)
- **LLaMA3-70B** (71 GiB)


Generation Throughput



AiF delivers 1.4x higher throughput over In-Memory with 8-GB host memory

Energy Efficiency & Scalability





AiF consumes 7% less energy than In-Memory inference

AiF scales well with SSD capacity


Conclusions

- Proposed Accelerator-in-Flash (AiF) for on-device LLM.
 - Utilize the internal bandwidth of SSDs by embedding computation into flash chips
- Developed two key techniques.
 - > Charge recycling read: Reuses the voltage setup from prior reads to reduce read latency
 - **Biased-error encoding:** Prioritizes reliability and speed for pages storing LLM parameters
- Improved generation throughout by 14.6x and 1.4x over the baseline SSD and an ideal in-memory scheme.

Thanks for Listening! Any Questions?


Execution Flow of On-Device LLM Inference

1. Prefill phase



Prompt: "<Describe> <me> <an>
<overall> <of> <the>
<LLM> <inference>"

2. Generation phase




All weights should be read for each token generation


→ Highly memory-bound process



On-chip Computation Flow



- **ECC**_{LITE}: BCH decoder (10b/KiB capability)
- **PEs:** Multiplier and Adder tree



@ 200 MHz, 45 nm

Module Name	Area [mm ²]	Avg. Power [mW]
ECC _{LITE} Processing Elements (PEs) Others	0.167 0.026 0.016	45.1 3.98 2.6
Total	0.209	51.68

Breakdown of area and power

Evaluated SSD Configurations

Configuration	8 channels; 2 chips/channel; 4 planes/chip; 16-KiB page
tR (2,3,2 coding)	LSB = $37\mu s$; CSB = $46\mu s$; MSB = $37\mu s$;
tR (1,3,3 coding)	LSB = $28\mu s$; CSB = $46\mu s$; MSB = $46\mu s$;
tR (cr-read)	9.7μs;
Bandwidth (PCIe)	8.0 GB/s external I/O bandwidth (PCIe 4.0, 4-lane);
Bandwidth (ONFI)	2.0 GB/s flash channel I/O bandwidth;

Overhead Analysis

tR (2,3,2 coding)	LSB = $37\mu s$; CSB = $46\mu s$; MSB = $37\mu s$;
tR (1,3,3 coding)	LSB = $28\mu s$; CSB = $46\mu s$; MSB = $46\mu s$;

