Marionette: A RowHammer Attack via Row Coupling

Seungmin Baek, Minbok Wi, Seonyong Park, Hwayong Nam, Michael Jaemin Kim, Nam Sung Kim, Jung Ho Ahn

Seoul National University and University of Illinois Urbana Champaign


Presenter: Seungmin Baek (gortmdalss@snu.ac.kr)






General DRAM Organization

- A DRAM row consists of multiple DRAM cells connected to the same wordline.
- A row decoder selects and activates a specific WL to access the row.




General DRAM Organization

- A DRAM row consists of multiple DRAM cells connected to the same wordline.
- A row decoder selects and activates a specific WL to access the row.



RowHammer


• Repeatedly accessing a specific (aggressor) row results in bitflips in its adjacent (victim) rows^[1]



[1] Y. Kim et al., "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA, 2014.


RowHammer

 Repeatedly accessing a specific (aggressor) row results in bitflips in its adjacent (victim) rows




RowHammer

 Repeatedly accessing a specific (aggressor) row results in bitflips in its adjacent (victim) rows



• In certain DRAM chips, **two different rows share the same WL** from the memory controller's perspective^[2-4].





^[2] H. Nam et al., "X-ray: Discovering DRAM Internal Structure and Error Characteristics by Issuing Memory Commands," CAL, 2023.


^[3] H. Nam et al., "DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands," ISCA, 2024.


^[4] J. S. Kim et al., "Revisiting RowHammer: An Experimental Analysis of Modern DRAM Devices and Mitigation Techniques," ISCA, 2020.


 Row A and Row B form a coupled-row pair, where each serves as the coupled row of the other.











- Experimental setup
 - Intel Xeon CPU
 - = System-a: Xeon E5-2620 v3 (Haswell) / ECC-disabled
 - = System-b: Xeon E5-2680 v4 (Broadwell) / ECC-enabled
 - = System-c: Xeon E5-2698 v4 (Broadwell) / ECC-enabled
 - = System-d: Xeon Gold 6234 (Cascade Lake) / ECC-enabled

- System experiments
 - Blacksmith RowHammer fuzzer^[5]

```
[+] aggressor rows: row 105020 (0x10563ae0040) row 105018 (0x10563ad0040)
[!] Flip 0x101676d9c7f, row 39483, page offset: 3199, byte offset: 7, from ce to cc, detected after 0 hours 18 minutes 20 seconds.
[!] Flip 0x10563ad8675, row 105019, page offset: 1653, byte offset: 5, from dc to cc, detected after 0 hours 18 minutes 22 seconds.
[+] # of bitflips: 2
```

- System experiments
 - Blacksmith RowHammer fuzzer
 - Aggressor rows: 105020, 105018
 - Victim rows: 105019

```
[+] aggressor rows: row 105020 (0x10563ae0040) row 105018 (0x10563ad0040)
[!] Flip 0x101676d9c7f, row 39483, page offset: 3199, byte offset: 7, from ce to cc, detected after 0 hours 18 minutes 20 seconds.
[!] Flip 0x10563ad8675, row 105019, page offset: 1653, byte offset: 5, from dc to cc, detected after 0 hours 18 minutes 22 seconds.
[+] # of bitflips: 2
```

- System experiments
 - Blacksmith RowHammer fuzzer
 - Aggressor rows: 105020, 105018
 - Victim rows: 105019, 39483 (105019 2¹⁶)

```
[+] aggressor rows: row 105020 (0x10563ae0040) row 105018 (0x10563ad0040)
[!] Flip 0x101676d9c7f, row 39483, page offset: 3199, byte offset: 7, from ce to cc, detected after 0 hours 18 minutes 20 seconds.
[!] Flip 0x10563ad8675, row 105019, page offset: 1653, byte offset: 5, from dc to cc, detected after 0 hours 18 minutes 22 seconds.
[+] # of bitflips: 2
```

- System experiments
 - Linux kernel module
 - = Error Detection And Correction (EDAC)

```
kernel: [35218.420544] EDAC MC0: 1 CE memory read error on
CPU_SrcID#0_Ha#0_Chan#0_DIMM#0 (channel:0 slot:0 page:0x67050d offset:0xf00
grain:32 syndrome:0x0 - area:DRAM err_code:0001:0090 socket:0 ha:0
channel_mask:1 rank:0 row:0x18831 col:0x3f0 bank_addr:2 bank_group:2)
kernel: [35220.409008] EDAC MC0: 1 CE memory read error on
CPU_SrcID#0_Ha#0_Chan#0_DIMM#0 (channel:0 slot:0 page:0x27050d offset:0xb80
grain:32 syndrome:0x0 - area:DRAM err_code:0001:0090 socket:0 ha:0
channel_mask:1 rank:0 row:0x8831 col:0x3b8 bank_addr:2 bank_group:2)
```


- System experiments
 - Linux kernel module
 - = Error Detection And Correction (EDAC)
 - Aggressor rows: 0x18830, 0x18832
 - Victim rows: 0x18831, 0x8831 (0x18831 0x10000)

```
kernel: [35218.420544] EDAC MCO: 1 CE memory read error on CPU_SrcID#0_Ha#0_Chan#0_DIMM#0 (channel:0 slot:0 page:0x67050d offset:0xf00 grain:32 syndrome:0x0 - area:DRAM err_code:0001:0090 socket:0 ha:0 channel_mask:1 rank:0 row:0x18831 col:0x3f0 bank_addr:2 bank_group:2) kernel: [35220.409008] EDAC MCO: 1 CE memory read error on CPU_SrcID#0_Ha#0_Chan#0_DIMM#0 (channel:0 slot:0 page:0x27050d offset:0xb80 grain:32 syndrome:0x0 - area:DRAM err_code:0001:0090 socket:0 ha:0 channel_mask:1 rank:0 row:0x8831 col:0x3b8 bank_addr:2 bank_group:2)
```







Conventional attack




Conventional attack




Coupled-row attack




Coupled-row attack



Coupled-row attack



- Experimental setup
 - FPGA
 - = AMD Xilinx Alveo U200, U280
 - = DRAM-Bender^[7]
 - Temperature
 - = Temperature controller
 - $= 45^{\circ}C^{[8]}$




- Experimental setup
 - DRAM
 - = DDR4 RDIMM (Registered DIMM), x4 DRAM chips

Table 3. List of DDR4 RDIMMs with coupled row


DIMM	# of DIMMs	Date (y)	Freq. (MHz)	Capacity (GB)	# of rows	Chip Org.
A0	10	2015	2133	16	2^{16}	$2R\times4$
A1	8	2016	2400	16	2^{17}	$1R\times4$
A2	14	2017	2666	32	2^{17}	$2R\times4$
В0	4	2019	2933	32	2^{17}	$2R\times4$

- Bitflip characteristics of coupled-row hammering
 - RowHammer
 - RowPress^[6]: keep an aggressor row activated for a long time.
- In-DRAM TRR against coupled rows




- Bitflip characteristics of coupled-row hammering
 - Comparing bitflip locations and the number of bitflips
 - Attack pattern
 - = Conventional hammering (baseline)
 - = Pure coupled-row hammering
 - = Interleaved coupled-row hammering


- Bitflip characteristics of coupled-row hammering
 - Attack pattern
 - = Conventional hammering
 - + E.g., {Row 3}^N



- Bitflip characteristics of coupled-row hammering
 - Attack pattern
 - = Pure coupled-row hammering
 - + E.g., {Row N+3}^N



- Bitflip characteristics of coupled-row hammering
 - Attack pattern
 - = Interleaved coupled-row hammering
 - + E.g., {Row 3, Row N+3}^{N/2}



- Bitflip characteristics of coupled-row hammering (RowHammer)
 - Bit-error-rate (BER) = # of bitflips / # of bits in victim rows

Pure coupled-row hammering vs conventional hammering

DIMM	Attack pattern	Overlap ratio	Relative BER*
A0	Single	95.9%	0.991
	Double	96.2%	0.997
A1	Single	96.2%	0.990
	Double	96.2%	0.994
A2	Single	95.9%	0.999
	Double	96.4%	1.000
В0	Single	95.9%	0.974
	Double	98.1%	0.997

Relative BER: The ratio of the observed BER compared to the BER caused by conventional hammering

- Bitflip characteristics of coupled-row hammering (RowHammer)
 - Bit-error-rate (BER) = # of bitflips / # of bits in victim rows

Pure coupled-row hammering vs conventional hammering

DIMM	Attack pattern	Overlap ratio	Relative BER*
A0	Single	95.9%	0.991
	Double	96.2%	0.997
A1	Single	96.2%	0.990
	Double	96.2%	0.994
A2	Single	95.9%	0.999
	Double	96.4%	1.000
В0	Single	95.9%	0.974
	Double	98.1%	0.997

Relative BER: The ratio of the observed BER compared to the BER caused by conventional hammering

- Bitflip characteristics of coupled-row hammering (RowHammer)
 - Bit-error-rate (BER) = # of bitflips / # of bits in victim rows

Pure coupled-row hammering vs conventional hammering

DIMM	Attack pattern	Overlap ratio	Relative BER*
A0	Single	95.9%	0.991
	Double	96.2%	0.997
A1	Single	96.2%	0.990
	Double	96.2%	0.994
A2	Single	95.9%	0.999
	Double	96.4%	1.000
В0	Single	95.9%	0.974
	Double	98.1%	0.997

Relative BER: The ratio of the observed BER compared to the BER caused by conventional hammering

Bitflip characteristics of coupled-row hammering (RowHammer)

Interleaved coupled-row hammering vs conventional hammering

DIMM	Attack pattern	Overlap ratio	Relative BER
A0	Single	96.7%	0.996
	Double	96.3%	0.991
A1	Single	96.5%	0.992
	Double	97.1%	0.994
A2	Single	96.3%	0.993
	Double	97.1%	0.998
В0	Single	96.0%	0.987
	Double	97.9%	0.999

- Bitflip characteristics of coupled-row hammering (RowHammer)
 - Interleaved coupled-row hammering vs conventional hammering


Coupled-row hammering has RowHammer/RowPress capabilities that are highly similar to those of conventional hammering.

	Double	70.570	0.771
A1 A2	Single	96.5%	0.992
	Double	97.1%	0.994
	Single	96.3%	0.993
	Double	97.1%	0.998
В0	Single	96.0%	0.987
	Double	97.9%	0.999


• In-DRAM TRR against coupled rows

- In-DRAM TRR against coupled rows
 - Uncovering TRR (U-TRR)[9]
 - = Tool for reverse engineering In-DRAM TRR behavior in an FPGA environment


In-DRAM TRR against coupled rows




In-DRAM TRR against coupled rows




- In-DRAM TRR against coupled rows
 - Hammering sequence: {0xq, 0xQ, 0xr, 0xR, 0xs, 0xS, 0xt, 0xT}^N
 - = Row 0xq, 0xr, 0xs, and 0xt are coupled row of 0xQ, 0xR, 0xS, and 0xT, respectively.




In-DRAM TRR against coupled rows




- In-DRAM TRR against coupled rows
 - Case 1: all rows are tracked.




- In-DRAM TRR against coupled rows
 - Case 1: all rows are tracked.
 - Case 2: row 0xs (0xS) and row 0xt (0xT) are not tracked.



- In-DRAM TRR against coupled rows
 - Case 1: all rows are tracked.
 - Case 2: row 0xs (0xS) and row 0xt (0xT) are not tracked.



- In-DRAM TRR against coupled rows
 - Case 1: all rows are tracked.
 - Case 2: row 0xs (0xS) and row 0xt (0xT) are not tracked.




- Environmental setup
 - System-a: E5-2620 v3 (Haswell), **ECC-disabled**, single DIMM per socket
 - DIMM A0, A1, A2, B0 (DDR4 RDIMM)

- Software-based mitigations
 - Readily deployable


- Software-based mitigations
 - Tracking-based
 - Isolation-based

- Software-based mitigations
 - Tracking-based




53

- Software-based mitigations
 - Tracking-based




54


- Software-based mitigations
 - Tracking-based
 - = E.g., SoftTRR^[10]




- Software-based mitigations
 - Tracking-based
 - = E.g., SoftTRR




- Software-based mitigations
 - Tracking-based
 - = E.g., SoftTRR




- Software-based mitigations
 - Tracking-based
 - = E.g., SoftTRR




- Software-based mitigations
 - Tracking-based
 - = E.g., SoftTRR



- Software-based mitigations
 - Tracking-based
 - = E.g., SoftTRR




- Software-based mitigations
 - Isolation-based




61

- Software-based mitigations
 - Isolation-based




62

- Software-based mitigations
 - Isolation-based
 - = E.g., Siloz^[11]



- Software-based mitigations
 - Isolation-based


= E.g., Siloz



Software-based mitigations


- Isolation-based


= E.g., Siloz





- Kernel privilege escalation^[12]
 - Exploiting the DRAM RowHammer bug to gain kernel privileges


- Kernel privilege escalation
 - Exploiting the DRAM RowHammer bug to gain kernel privileges
 - Attack flow
 - = Step 1: Preparing Aggressor Rows
 - = Step 2: Memory Templating
 - = Step 3: Page Table Spraying
 - = Step 4: RowHammer Attack














Exploitation bypassing SoftTRR



Exploitation bypassing SoftTRR




Exploitation bypassing SoftTRR




Straightforward Marionette Mitigations

- Naïve approach
 - Close the gap between the system view and the DRAM view of coupled rows.




Straightforward Marionette Mitigations

- Naïve approach
 - Close the gap between the system view and the DRAM view of coupled rows.



Straightforward Marionette Mitigations

- Expose a coupled row to the system
 - E.g., stores coupled row information in Serial Presence Detect (SPD) chips



Summary

- Coupled row analysis
 - FPGA
 - = Coupled row has the hammering strength similar to conventional RowHammer attack
 - = In-DRAM TRR properly tracks coupled rows
 - System
 - = There is a distant gap between coupled rows in physical address space

Summary

- Coupled row analysis
 - FPGA
 - = Coupled row has the hammering strength similar to conventional RowHammer attack
 - = In-DRAM TRR properly tracks coupled rows
 - System
 - = There is a distant gap between coupled rows in physical address space

Marionette

- We demonstrate that Marionette can bypass an existing software-based RowHammer mitigations.
- We showcase an exploitation using Marionette under a SoftTRR-protected system.
- We discuss simple yet effective patches against Marionette

Thank you!