



# DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands

Hwayong Nam<sup>†</sup>, Seungmin Baek<sup>†</sup>, Minbok Wi<sup>†</sup>, Michael Jaemin Kim<sup>†</sup>, Jaehyun Park<sup>†</sup>, Chihun Song<sup>‡</sup>, Nam Sung Kim<sup>‡</sup>, Jung Ho Ahn<sup>†</sup>

<sup>†</sup> Seoul National University, <sup>‡</sup> University of Illinois Urbana Champaign


Presenter: Hwayong Nam (nhy4916@snu.ac.kr)

#### **Overview**

- We reverse-engineer and analyze the DRAM microarchitecture and the characteristics of activate-induced bitflips in commodity DRAM chips
- We conduct a macroscopic analysis and identify the previously unreported structural observations at the subarray, MAT, and row levels
- We identify the characteristics of activate-induced bitflip through our microscopic analysis


### **DRAM Organization**

- DRAM organization from a macroscopic perspective
  - DRAM has a hierarchical structure consisting of banks, subarrays, mats, rows, and columns
  - A DRAM cell is made up of 1 access transistor and 1 capacitor
  - Modern DRAM chips have an open bitline structure



### **DRAM Organization**

- DRAM organization from a microscopic perspective.
  - Modern DRAM chips are primarily designed using a 6F<sup>2</sup> cell structure for higher cell density
  - In 6F<sup>2</sup> cell structure, the DRAM cells have different relationships to two adjacent WLs




### Reverse-engineering Techniques

- We use three techniques, which are existing techniques, to analyze the structure and characteristics of DRAM through non-destructive testing
  - 1) Activate-induced bitflips (AIBs)
  - 2) In-DRAM RowCopy
  - 3) Retention time test

### Reverse-engineering Techniques – (1)

- Activate-induced bitflips (AIBs)
  - Activation disturbs cells in adjacent rows and flips the states of the cells
  - Two attack methods
    - = RowHammer: Frequently repeating Activate and Precharge on a a single row
    - = RowPress<sup>1</sup>: Keeping a single row activated *for a long time*




<sup>&</sup>lt;sup>1</sup>Luo, Haocong, et al., "Rowpress: Amplifying Read Disturbance in Modern DRAM Chips." *ISCA*, 2023.

### Reverse-engineering Techniques – (2)

#### RowCopy

- An out-of-specification in-memory operation (proposed by RowClone<sup>1</sup>, implemented by ComputeDRAM<sup>2</sup>)
- Copying the value of one row to another row within the same subarray using charge-sharing




<sup>&</sup>lt;sup>1</sup> V. Seshadri et al., "RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization," *MICRO*, 2013 <sup>2</sup> Gao, Fei et al., "ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs," *MICRO*, 2019.

### Reverse-engineering Techniques – (3)

#### Retention time test

- A DRAM cell loses the charge over time
- Exploiting the fact that leakage occurs from a charged state to a discharged state, we perform a retention time test to distinguish between true-cells and anti-cells




### **Experimental setup**

#### FPGA-based infrastructures for testing DDR4 and HBM2

- AMD Xilinx Alveo U200 and U280
- Modified DRAM-Bender<sup>1</sup> for DDR4
- Modified SoftMC<sup>2</sup> for HBM2

#### Temperature

- Temperature controller
- Rubber heaters
- Set the temperature to 75°C



<sup>&</sup>lt;sup>1</sup> A. Olgun, H. Hassan, A. G. Yağlıkc¸ı, Y. C. Tuğrul, L. Orosa, H. Luo, M. Patel, O. Ergin, and O. Mutlu, "DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023.

<sup>2</sup> H. Hassan, N. Vijaykumar, S. Khan, S. Ghose, K. Chang, G. Pekhimenko, D. Lee, O. Ergin, and O. Mutlu, "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies," in HPCA, 2017.

### **Experimental setup**

#### Tested DDR4 chips

- 376 DDR4 chips from three DRAM manufacturers
- DDR4 chips on RDIMM
- Various years and types

#### Tested HBM stacks


4 HBM2 stacks from one DRAM manufacturer

DRAM type	Vendor	Chip type	Density	Year	# chips
DDR4	Mfr. A	$\times 4$	8Gb	2016	80
		$\times 4$	8Gb	2017	16
		$\times 4$	8Gb	2018	32
		$\times 4$	8Gb	2021	32
		$\times 8$	8Gb	2017	16
		$\times 8$	8Gb	2018	32
		$\times 8$	8Gb	2019	16
DDR4	Mfr. B	×4	8Gb	2019	64
		$\times 8$	8Gb	2017	32
		$\times 8$	8Gb	2018	24
		$\times 8$	8Gb	2019	8
DDR4	Mfr. C	×4	8Gb	2018	32
		$\times 4$	8Gb	2021	32
		$\times 8$	8Gb	2016	8
		$\times 8$	8Gb	2019	16
НВМ2	Mfr. A	4-Hi stack	4GB/stack	N/A	4

# **Common pitfalls**


### **Common pitfalls**


Some information is disclosed, but they are regularly overlooked.



### Common pitfalls – (1)


- Address inversion in the RCD chip
  - Some address bits is issued invertedly to the half of the chips on RDIMM (e.g., B-side chips).






### Common pitfalls – (2)

- Internal row address remapping
  - Many prior works have revealed this.
  - The lower 4 bits of the row address are remapped.




### Common pitfalls – (3)

- DQ pins of each chip are twisted
  - This is disclosed in the standard document.
  - The DQ twisting method varies for each chip in the DIMM.



### Common pitfalls

- 1) The row address can be remapped at the RCD chip.
- 2) The row address can be remapped by the internal remapping scheme.
- 3) DQ pins from a DIMM to each DRAM chip are remapped.



# **Macroscopic Analysis**


### **Macroscopic Analysis**

- 1) Data Swizzling and MAT structure
- 2) Coupled-row activation
- 3) Subarray structure

#### Data Swizzling


The data that enters a DRAM chip is not stored sequentially; instead, it is internally swizzled and reorganized.

- Data Swizzling
  - The data that enters a DRAM chip is not stored sequentially; instead, it is internally swizzled and reorganized.
- 1 Find the cell's adjacency based on the AIB's horizontal influence




#### Data Swizzling

- The data that enters a DRAM chip is not stored sequentially; instead, it is internally swizzled and reorganized.
- 1 Find the cell's adjacency based on the AIB's horizontal influence
- 2 Distinguish even BL and odd BL through RowCopy two rows in adjacent subarrays.




#### Data Swizzling

- The data that enters a DRAM chip is not stored sequentially; instead, it is internally swizzled and reorganized.
- 1 Find the cell's adjacency based on the AIB's horizontal influence
- 2 Distinguish even BL and odd BL through RowCopy two rows in adjacent subarrays.



#### Mat structure

- We speculate that a cell in one MAT is difficult to be influenced by a cell in another MAT due to peripheral circuits (e.g., sub-WL driver).
- The measured MAT widths are 512-bit and 1024-bit.



Mat structure

We appeal to that a call in any MAT is difficult to be influenced by a call in another MAT due to


Inside a DRAM chip, data is remapped by data swizzling

A CO Maria Mario Maria Marie Mario Maria Drivers

The MAT widths are 512-bit and 1024-bit


#### Coupled-row Activation

- Two rows indexed by different physical addresses but mapped to the same DRAM row as a coupled-row pair
- We discover coupled-row with AIBs and RowCopy
- A coupled-row activation is identified for certain  $\times 4$  DRAM chips and HBM2, and the interval between the coupled-rows is  $N_{row}/2$




#### Coupled-row Activation

- Two rows indexed by different physical addresses but mapped to the same DRAM row as a coupled-row pair
- We discover coupled-row with AIBs and RowCopy
- A coupled-row activation is identified for certain  $\times 4$  DRAM chips and HBM2, and the interval between the coupled-rows is  $N_{\rm row}/2$




- Coupled-row Activation
  - Two rows indexed by different physical addresses but mapped to the same DRAM row as a coupled-row pair.
  - We discover coupled-row with AIBs and RowCopy

For some DRAM chips, activating a row can unintendedly activate its coupled row




#### Edge subarray

- Most subarrays are sequentially adjacent, following the row address order.
- We observed that RowCopy affects rows with a large difference in the row address (e.g., 0<sup>th</sup> row ⇔ (N/4-1)<sup>th</sup> row).
- These subarrays are called edge subarrays, and it is aligned with prior open bitline structures proposed.



- Edge subarray
  - Most subarrays are sequentially adjacent, following the row address order.
  - We observed that RowCopy affects rows with a large difference in the row address (e.g., 0<sup>th</sup> row ⇔ (N/4-1)<sup>th</sup> row).

Two edge subarrays work in tandem to form a single full subarray.




# **Microscopic Analysis**

### **Microscopic Analysis**


1) 6F<sup>2</sup>-induced AIB Characteristics

2) Adversarial Data Pattern for  $H_{cnt}$  and BER

• 6F<sup>2</sup> DRAM layout




- 6F<sup>2</sup> DRAM layout
  - In a single row, the cells alternate top and bottom of the wordline




#### 6F<sup>2</sup> DRAM layout

- In a single row, the cells alternate top and bottom of the wordline
- The cells of a single row alternately have a passing gate and neighboring gate relationship with the adjacent wordline




#### 6F<sup>2</sup> DRAM layout

- In a single row, the cells alternate top and bottom of the wordline
- The cells of a single row alternately have a passing gate and neighboring gate relationship with the adjacent wordline




#### • 6F<sup>2</sup> DRAM layout

- In a single row, the cells alternate top and bottom of the wordline
- The cells of a single row alternately have a passing gate and neighboring gate relationship with the adjacent wordline




#### 6F<sup>2</sup> DRAM layout


- In a single row, the cells alternate top and bottom of the wordline
- The cells of a single row alternately have a passing gate and neighboring gate relationship with the adjacent wordline



• 6F<sup>2</sup> DRAM layout



• 6F<sup>2</sup> DRAM layout




#### Attack patterns of AIBs


#### RowHammer


- = 1024 rows
- = Single-sided attack
- = **300K** activations
- = **35** *ns* for each activation


#### RowPress


- = 1024 rows
- Single-sided attack
- = **8K** activations
- = **7.8 us** for each activation
















- 6F<sup>2</sup>-induced AIB Characteristics
  - Different AlBs exhibit different characteristics depending on stored data, attack method and gate type




- 6F<sup>2</sup>-induced AIB Characteristics
  - Different AIBs exhibit different characteristics depending on the attack method and gate type


# Activate-induced bitflips are classified based on the combination of [Data] x [Attack method] x [Gate type]




- Adversarial Data Pattern for  $H_{cnt}$ 
  - $Vic_{-2,-1,1,2}$  and  $Aggr_{-2,-1,0,1,2}$  hold the opposite value of  $Vic_0$ .



- Adversarial Data Pattern for  $H_{cnt}$ 
  - $Vic_{-2,-1,1,2}$  and  $Aggr_{-2,-1,0,1,2}$  hold the opposite value of  $Vic_0$ .



Adversarial Data Pattern for BER




Adversarial Data Pattern for BER

When all near cells from the victim cell has opposite value of victim cell's, victim cell is most vulnerable.

2.00

The BER can increase by up to 1.69× in the worst case data pattern



#### **More Details**

- Detailed processes of reverse-engineering
- 14 observations derived from analysis
- New vulnerabilities of AIBs and a simple yet effective protection solution

#### DRAMScope: Uncovering DRAM Microarchitecture and Characteristics by Issuing Memory Commands

Hwayong Nam<sup>†</sup>, Seungmin Baek<sup>†</sup>, Minbok Wi<sup>†</sup>, Michael Jaemin Kim<sup>†</sup>, Jaehyun Park<sup>†</sup>, Chihun Song<sup>‡</sup>, Nam Sung Kim<sup>‡</sup>, Jung Ho Ahn<sup>†</sup>

†Seoul National University, †University of Illinois at Urbana-Champaign

†{nhy4916, qortmdalss, homakaka, michael604, wogus20002, gajh}@snu.ac.kr, ‡{chihuns2, nskim}@illinois.edu

by the need to explore processing in memory, enhance reliability, and mitigate security vulnerability. Nonetheless, DRAM manufacturers have disclosed only a limited amount of information, making it difficult to find specific information on their DRAM rigorous findings on the microarchitectures of commodity DRAM chips and their impacts on the characteristics of activateinduced bitflips (AIBs), such as RowHammer and RowPress. The previous studies have also attempted to understand the DRAM microarchitectures and associated behaviors, but we have found chitecture are limited in scope, outdated, or even misleading of the modern DRAM cell structure. For accurate and efficient reverse-engineering, we use three tools: AIBs, retention time test, and RowCopy, which can be cross-validated. With these three tools, we first take a macroscopic view of modern DRAM

In this paper, we conduct a comprehensive study to betchips to uncover the size, structure, and operation of their

ter understand the DRAM microarchitecture (macroscopic subarrays, memory array tiles (MATs), and rows. Then, we analyze AIR characteristics based on the microscopic view of the DRAM microarchitecture, such as 6F2 cell layout, through which we rectify misunderstandings regarding AIBs and discover a new data pattern that accelerates AIBs. Lastly, based on our findings at both macroscopic and microscopic levels, we identify understanding of the address mapping and data swizzling. previously unknown AIB vulnerabilities and propose a simple vet effective protection solution.

#### I. INTRODUCTION

error characteristics is more important than ever; processing lizing DRAM errors to uncover the DRAM microarchitecture in memory (PIM) spotlighted [10], [33], [34], [51], [63], while simultaneously leveraging our recent microarchitectural soft/hard error rate exacerbated [1], [23], [67], and yet another knowledge to investigate error characteristics. activate-induced bitflip (AIB) vulnerability discovered [39]. Reliable and cross-validatable reverse-engineering techsolutions without an accurate understanding of DRAM error tecture without intrusive measures such as physical probexploring efficient PIM architectures. However, the DRAM RowHammer [29] and RowPress [39], (2) performing inare manufacturer-specific and proprietary [61], significantly hindering efforts to uncover the true DRAM microarchitecture and error characteristics.

Abstract-The demand for precise information on DRAM To fill this critical gap, a large body of prior work has exmicroarchitectures and error characteristics has surged, driven ploited creative reverse-engineering methodologies. They have relied on scarcely disclosed knowledge or assumptions [4], [17], [18], [21], [43], [44] to uncover error characteristics [4], [25], [29], [36], [39], [50], undefined DRAM operations [62], microarchitectures. This paper addresses this gap by presenting [82], microarchitectural components transparent to memory controllers, such as AIB protection solutions [9], [13] or ondie ECC [54], [55], to list a few. Nonetheless, we have found a number of previous efforts to discover the DRAM microarsome of their results to be misled by inaccurate address mapping due to an insufficient understanding of the modern DRAM and internal data swizzling, or lack of a deeper understanding 6F2 cell structure (see Figure 2), complex mapping of CPU physical addresses to DRAM addresses, and swizzling of CPU data within DRAM.1

In this paper, we conduct a comprehensive study to betlevel) and AIB characteristics (microscopic level) of modern DRAM chips, leveraging three different reverse-engineering techniques and our recent knowledge of the aforementioned address mapping and data swizzling. Without a thorough attempting to control DRAM chips can lead to inconsistencies between the user's intended access and the physical access. Similarly, comprehending the 6F2 cell structure and the physical distances between cells and intervening gate types is essential for obtaining clearer insights from reverse-A deep understanding of DRAM microarchitecture and engineering efforts. We uniquely exploit this interplay by uti-

For instance, constructing secure and efficient AIB protection niques (§III): To reverse-engineer the DRAM microarchibehaviors linked to specific aspects of a DRAM microarchitecing [4], [5], we use three techniques using standard DRAM ture would be undoubtedly challenging. Likewise, a detailed commands in a controlled FPGA-based environment. The knowledge of the DRAM microarchitecture is essential in three techniques are as follows: (1) causing AIBs such as microarchitecture has undergone decades of optimizations to memory row copy operations (RowCopy) [10], [62], and (3) improve not only the cell density or energy efficiency but inducing data retention errors. Analyzing the results obtained also the manufacturing yield and cost. Such optimizations from these three techniques provides us with not only the

> <sup>1</sup>DRAM internal data swizzling occurs as data collected from the subarray is reorganized to get transferred to the CPU. See § IV

## Summary

#### Summary

- We have reliably revealed the DRAM microarchitectures and activate-induced bitflip (AlBs) characteristics using commercial DRAM chips.
- 2) We discovered undisclosed **DRAM microarchitectures** and associated behaviors in **subarray, row, and MAT levels**.
- 3) We showed that **precise mapping information** of DRAM modules and chips is necessary to accurately analyze the **AIB characteristics**.
- 4) By considering the DRAM's microscopic aspect, such as **DRAM 6F<sup>2</sup> cell structure**, we also identified the **data pattern dependency** on the **AIB phenomenon**.

## Thank you!

## **Question?**