CST456 - Lab 1

Simple Testbench

Objective

The objective of this lab is to implement a simple testbench to exhaustively test the operations and operands of a synchronous arithmetic and logic unit (ALU).

Design Under Verification (DUV)

The ALU contains the following ports:

Port Name	Signal Type	Direction	Number of Bits
clk	Clock	Input	1
op_start	Control	Input	1
operation Control		Input	2
operand_a Data		Input	8
operand_b Data		Input	8
result Data		Output	16

At the rising edge of the clock, if op_start is asserted (== 1'b1) then the operation, operand_a, and operand_b signals are latched into the ALU. Exactly two clock cycles later the result of the operation is read from the result port. The ALU supports the following operations:

Name	Value	Description		
ADD	2'b00	operand a is added to operand b. Only the lower nine bits		
		of the result are used.		
MULT	2'b01	operand_a is multiplied with operand_b. This is an unsigned operation and all sixteen bits of the result are used.		
OR	2 ' b10	operand_a is bitwise ORed with operand_b. Only the lower		
		eight bits of the result are used.		
AND	2'b11	operand_a is bitwise ANDed with operand_b. Only the lower		
		eight bits of the result are used.		

Figure 1 shows a timing diagram for the addition operation, where 1 + 3 = 4.




Figure 1 - Timing diagram for an addition operation.

Testbench

Edit the tb.sv file and create a testbench to exhaustively test all the operations and operand combinations that the ALU supports. To do this, create three nested for-loops. The first for-loop enumerates through all four operations, the second for-loop enumerates through all 256 values for operand_a, and the third for-loop enumerates through all 256 values for operand_b. Use the `FAIL_UNLESS_EQUAL macro to check the expected result with the tested result. The DUV does not contain any bugs, so the testing is expected to be successful.

Simulate your testbench in Xilinx Vivado (version 2022.1) using following commands:

(simulation commands must be run under SIM directory)

```
 call \ C: \Xilinx \Vivado \2022.1 \bin \xvlog -nolog -sv ../SRC/tb.sv ../SRC/duv.svp   call \ C: \Xilinx \Vivado \2022.1 \bin \xelab - debug \ typical -top \ tb - snapshot \ duv\_tb\_snapshot   call \ C: \Xilinx \Vivado \2022.1 \bin \xsim \ duv\_tb\_snapshot -R   call \ C: \Xilinx \Vivado \2022.1 \bin \xsim \ duv\_tb\_snapshot \ --tclbatch \ xsim\_cfg.tcl   call \ C: \Xilinx \Vivado \2022.1 \bin \xsim \ --gui \ duv\_tb\_snapshot.wdb
```

Lab Submission

Zip all the contents of the lab directory and submit it to Canvas.