
TLP: power and modeled equilibrium temperature
ROI-average chip power (W)
Core count (width fixed at 4)
blackscholes
canneal
freqmine
streamcluster
Maximum modeled steady-state silicon (°C)
Core count (width fixed at 4)