

# Overview of Computer Architecture

Processors and Execution

Carl Henrik Ek - carlhenrik.ek@bristol.ac.uk
November 8, 2019

http://carlhenrik.com

# Computer Science

# **Definition (Computer Science)**

The systematic study (science) of algorithms

# Definition (Algorithms)

an ordered set of unambigous, executable steps that defines a terminating process

# Computing



# Computer Architecture



# Sinclair Spectrum



# Commodore 64



### Acorn



О


# Archimedes



# ARM




8



# Start

# Computer Architecture




# Memory

# RAM as an array of bytes


FF 00 57 92 B3 8A Content: 10 46 DC

Address: 00 00 00 00

000 000 005 134 217 727 134 217 726 000 000 003 000 000 002 000 000 001



# Register




# Program Counter


# Program Counter


- Address to memory to fetch instruction to execute
- Start position

# Instruction Register


• Stores instruction









a. At the beginning of the fetch step the instruction starting at address A0 is retrieved from memory and placed in the instruction register.




**b.** Then the program counter is incremented so that it points to the next instruction.






# Computer Architecture



# State Machine



# Status Register



### \* Condition Code Flags

N = **N**egative result from ALU flag. Z = **Z**ero result from ALU flag. C = ALU operation **C**arried out V = ALU operation o**V**erflowed

\* Mode Bits

M[4:0] define the processor mode.

Interrupt Disable bits.
 I = 1, disables the IRQ.
 F = 1, disables the FIQ.

\* T Bit (Architecture v4T only) T = 0, Processor in ARM state T = 1, Processor in Thumb state

# Flags

	Logical Instruction	Arithmetic Instruction
Flag		
Negative (N='1')	No meaning	Bit 31 of the result has been set Indicates a negative number in signed operations
Zero (Z='1')	Result is all zeroes	Result of operation was zero
Carry (C='1')	After Shift operation '1' was left in carry flag	Result was greater than 32 bits
oVerflow (V='1')	No meaning	Result was greater than 31 bits Indicates a possible corruption of the sign bit in signed numbers


# **Conditions**




# Instructions

- OP-Code
  - Decides operation
- Operand
  - OP-Code dependent
  - "Parameters"
- Each instruction on ARM 32 bits

# Instruction ARM



# Reference Manual



# Instructions

- Data Transfer
  - LDR, STR
- Flow Control
  - B, CMP
- Arithmetic
  - ADD, MUL

# LDR/STR

### 4.9 Single Data Transfer (LDR, STR)

I ranise(T,LUT, SIR).

The instruction is not yearclass if the constitution is true. The various conditions are activitied in Table 4-2. Condition code summaryon page 4-5. The instruction except is allowed in Fagure 4-7. Single date formate international particularly and international particularly and international particularly and international particular part




Figure 4-14: Single data transfer instructions

# Addressing Modes

```
ldr r0,[r1,#4] Load word addressed by R1+4.
```

str r0,[r1],#4 Store R0 to word addressed by R1. Increment R1 by 4.

ldr r0,[r1,#4]! Load word addressed by R1+4. Increment R1 by 4.

ldr r0,=label Load address of label label into R0

# ADD

# MUL

### 4.7 Multiply and Multiply-Accumulate (MUL, MLA)

The instruction is only executed if the condition is true. The various conditions are certain in Table 4-2 Condition code summary on page 4-5. The instruction encoding is shown in Figure 4-12. Multiply instructions.

The multiply are multiply-accumulate instructions use an 8 bit Booth's algorithm to perform integer multiplication.




Figure 4-12: Multiply instructions

The multiply form of the instruction gives Ret =Rh7FER Ret approximate close to any to zero by computativity with possible for the supposed to the list rucin part of the multiply-continuise strong level. Faith riffer R-th, which can aske an explicit ADD Ret in the return of the instruction service on personal with may be consistent as signed 25 complement or may level integer. The service of the instruction service on personal with may be consistent as signed 25 complement or the light of the service of the light of the

If the operands are interpreted as signed

Operand A has the value -10, operand B has the value 20, and the result is -200 which is correctly represented as 0xFFFFFF98

### If the operands are interpreted as unsigned

Operand A has the value 4204067266, operand 8 has the value 20 and the result is 86899345720, which is represented as 0x13FFFFFF88, so the least significant 32 bits are 0xFFFFF88.

### 4.7.1 Operand restrictions

The destination register Rid must not be the same as the operand register Rm. R 15 must not be used as an operand or as the destination register.

# Branch

### 4.4 Branch and Branch with Link (B, BL)

The instruction is only executed if the condition is true. The various conditions are defined Table 4-2: Condition code summary on page 4-5. The instruction encoding is shown in Figure 4-3: Branch instructions, below.



Figure 4-3: Branch instructions

Branch instructions contain a signed 2's complement 24 bit offset. This is shifted left wo bits, sign extended to 32 bits, and added to the PC. The instruction can the rebres specify a branch of 4/-32 bityles. The branch obser must take account of the pre-left operation, which causes the PC to be 2 words (8 bytes) ahead of the current instruction. Branchas beyond +/- 32M bytes must use an offset or absolute destination which has been previously loaded into a register. In this case the PC should be manually saved in R14 if a Branch with Link type operation is required.

### 4.4.1 The link bit


Branch with Link (BL) writes the old PC into the link register (R14) of the current bank. The PC value written into R14 is adjusted to allow the prefetch, and contains the address of the instruction blowing the trans hand ink instruction. Note that the CPSR is not saved with the PC and R14[10] are always cleared. To return from a notine called by Branch with Link use MOV PC,R14 if the link register is still valid or LDM Rn1{(.PC) if the link register has been saved onto a stack pointed to by Rn.

### 4.4.2 Instruction cycle times

Branch and Branch with Link instructions take 2S + 1N incremental cycles, where S and N are as defined in 6.2 Cycle Types on page 6-3.

# Code

```
Code
       .section
                      .text
                           2
       .align
       .global
                            _start
_start:
                 r0, =matrix
       ldr
                                 0 a
                 r1, [r0]
       ldr
                 r2, [r0, #12]
       ldr
                                 @ a*d
                 r7, r2,r1
       mul
                 r1, [r0, #4]
       ldr
                                    @ b
                 r2, [r0, #8]
       ldr
                                  0 c
                                  0 b*c
                 r6, r2, r1
       mul
                                                 34
```



# Summary

- This was just a very quick intro to CPUs
- You learn this by doing
- Lab on Monday we will play with these things