

Overview of Computer Architecture

Further Execution and Operating Systems

Carl Henrik Ek - carlhenrik.ek@bristol.ac.uk

December 2, 2019

<http://carlhenrik.com>

Reminder of the Taught Unit

Today Further Execution and Operating Systems

Friday Operating Systems

Monday Introduction to High Level Languages

Friday High Level Languages

Reminder of the Practical


Today Continue with Gaussian elimination

Monday High Level Languages




Monday 16th of December


Execution



Execution




Execution




- a. At the beginning of the fetch step the instruction starting at address A0 is retrieved from memory and placed in the instruction register.

Execution




b. Then the program counter is incremented so that it points to the next instruction.

Execution





a) Potential energy




(b) Kinetic energy

Context Switch

Context Switch





Context Switch

Code

`_context1`

`mov sp, #0xffabcdefgh`

`ldmia sp!, {r0-r16}`

`b _context1`

`_context2`

`mov sp, #0xabcdefghff`

`ldmia sp!, {r0-r16}`

`b _context2`

Key Press




Vertical Blanking



Interrupts

- Software instruction
- Processor TRAP
- Hardware IRQ




Code	
swi	0x11

Code


```
> cat /usr/include/asm-generic/unistd.h
> cat /usr/include/arm-linux-gnueabi/asm/unistd.h
> #define __NR_restart_syscall (__NR_SYSCALL_BASE+ 0)
> #define __NR_exit                (__NR_SYSCALL_BASE+ 1)
> #define __NR_fork                (__NR_SYSCALL_BASE+ 2)
> #define __NR_read                (__NR_SYSCALL_BASE+ 3)
> #define __NR_write               (__NR_SYSCALL_BASE+ 4)
```

Code

```
mov      r0, #42
eor      r1, r1, r1
sdiv     r2, r1, r0
```



IRQ



- ARM has 72 dedicated IRQ lines
- x86 has 16 dedicated IRQ lines
- `=cat /proc/interrupts`

Interrupt is Triggered

1. Interrupt is triggered

Interrupt is Triggered

1. Interrupt is triggered
2. Disable Interrupts

Interrupt is Triggered

1. Interrupt is triggered
2. Disable Interrupts
3. Processor halts execution

Interrupt is Triggered

1. Interrupt is triggered
2. Disable Interrupts
3. Processor halts execution
4. Save state of current context

Interrupt is Triggered

1. Interrupt is triggered
2. Disable Interrupts
3. Processor halts execution
4. Save state of current context
5. Call **Interrupt Handler**

Interrupt is Triggered

1. Interrupt is triggered
2. Disable Interrupts
3. Processor halts execution
4. Save state of current context
5. Call **Interrupt Handler**
6. Restore state of previous context

Interrupt is Triggered

1. Interrupt is triggered
2. Disable Interrupts
3. Processor halts execution
4. Save state of current context
5. Call **Interrupt Handler**
6. Restore state of previous context
7. Enable Interrupts

Interrupt Vector Table

Interrupt ID	Address of Routine
IRQ 0	0x000fff00
IRQ 7	0xff0ff00

Code

```
cat /proc/interrupts
```


Operating Systems




Bootstrapping¹



¹https://en.wikipedia.org/wiki/Baron_Munchausen






- Checks hardware
- Sets up some interrupts
- Sets up boot device/priority
- Leave control to boot loader


Tasks

- Computer Startup
- Abstracts Hardware
- Manage Resources
- Provides Application Layer
- Schedule Applications




Resource Management


- Schedule Execution
- Coordinate Execution
- Manage Memory




User/Kernel Mode




User/Kernel Mode




Interrupt




Interrupt



Keyboard



Multiple Processes




Multiple Processes

Code

```
ps -e | wc -l
```

- Program is static
- Execution is not



Summary

Summary

- Interrupts
 - allows to **interrupt** execution
 - software/trap/hardware
- Operating Systems
 - Booting
 - Resource Management

- Operating Systems
 - Scheduling
 - Memory Management