Schedule*						
Week	**Date**	**Subject**	**Reading***	**Tutorial**	**Lab**	**Coursework & Quiz**
1	18th September					
	19th September	Introduction	P&H 1			
	20th September					
	21st September	Data Representation 1	P&H 3/e: 3.1-3.3, 3.6 (up to FP add) P&H 4/e: 2.4, 3.1,3.2, 3.5 (up to FP add) P&H 5/e: 2.4, 3.1,3.2, 3.5 (up to FP add)			
	22nd September					
2	25th September				Lab 1: Intro to MIPS and MARS IDE Source files	
	26th September	Data Representation 2	As previous lecture			
	27th September					
	28th September	MIPS ISA 1	P&H 3/e: 2.1-2.9, A.1-6, A.9 P&H 4/e: 2.1-2.8, B.1-6, B.9 P&H 5/e: 2.1-2.8, A.1-6, A.9			
	29th September					
3	2nd October			Tutorial 1 Solutions	Lab 2: MIPS programming Source file	
	3rd October	MIPS ISA 2	As previous lecture			
	4th October					
	5th October	MIPS ISA 3				
	6th October					

4	9th October					Quiz 1 released
	10th October	C programming language 1	K&R 2/e for reference J. Maassen's C for Java programmers S. Simpson's Learning C from Java I. Gupta's C for Java programmers I. Kennedy's Top tips to help the Java programmer code in C	Tutorial 2 Solutions	Lab 3: C programming Source file	Quiz 1 deadline (4 PM)
	11th October					
	12th October	C programming language 2	As previous lecture			
	13th October					Coursework 1 released
5	16th October					
	17th October	C programming language 3	As previous lecture			
	18th October					
	19th October	Logic Design 1	P&H 3/e (on CD): B1-3 (up to ROMs), B8 (up to Verilog), B10 P&H 4/e (on CD): C1-3 (up to ROMs), C7, C8 (up to Verilog), C10 P&H 5/e: B1-3 (up to ROMs), B5 (up to "Tailoring to MIPS"), B7, B8 (up to Verilog), B10			
	20th October					
6	23rd October					
	24th October	Logic design 2	As previous lecture			
	25th					

	October			Tutorial 3 Solutions		
	26th October	Processor design: Single-cycle processor	P&H 3/e: 5.1-5.4 P&H 4/e: 4.1-4.4 P&H 5/e: 4.1-4.4			
	27th October					Coursework 1 deadline (4 PM)
7	30th October			Tutorial 4 Solutions		
	31st October	Processor design: Multi-cycle processor 1	P&H 3/e: 4.2, 5.5 P&H 4/e and 5/e: 1.4 (4/e) or 1.6 (5/e) for CPU performance H&P chapter on multi-cycle design (see Resource List - Essential reading)			
	1st November					
	2nd November	Processor design: Multi-cycle processor 2	As previous lecture			
	3rd November					
8	6th November					Quiz 2 released
	7th November	Memory hierarchy 1	P&H 3/e: 7.1, 7.2 P&H 4/e: 5.1, 5.2 P&H 5/e: 5.1, 5.3			Quiz 2 deadline (4 PM)
	8th November					
	9th November	Memory hierarchy 2	As previous lecture			
	10th November					Coursework 2 released
9	13th November					
	14th November	Memory hierarchy 3 Virtual memory 1	P&H 3/e: 7.4 P&H 4/e: 5.4 P&H 5/e: 5.7			
				Tutorial 5		

	15th November			Solutions		
	16th November	Virtual memory 2				
	17th November					Coursework 2 part 2 released
10	20th November					
	21st November	Exceptions & processor management 1	P&H 3/e: 5.6, A.7 P&H 4/e: 4.9, B.7 P&H 5/e: 4.9, A.7 S&G 5/e: 2.5.1, 4.1-4.3 S&G 8/e and 9/e: 1.6, 2.3, 3.1, 3.2	Tutorial 6 Solutions		
	22nd November					
	23rd November	I/O 1	As previous lecture			
	24th November					
11	27th November					
	28th November	I/O 2	P&H 3/e: 8.1, 8.2, 8.4, 8.5 P&H 4/e: 6.1, 6.3, 6.5, 6.6 P&H 5/e: N/A. Access 4/e online via the university library			
	29th November					
	30th November	Wrap-up				