

Wishbone Block RAM

Sébastien Bourdeauducq

December 2009

1 Specifications

This core creates 32-bit storage RAM on the Wishbone bus by using FPGA Block RAM.

Byte-wide writes are supported. Burst access is not supported.

The typical use case is to provide initial memory for softcore CPUs.

2 Using the core

You should specify the block RAM storage depth, in bytes, by using the `adr_width` parameter.

Copyright notice

Copyright ©2007-2009 Sébastien Bourdeauducq.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.3; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the LICENSE.FDL file at the root of the Milkymist source distribution.