

ECSE 425 Project 1 - Finite State Machines

Haoran Du
260776911
McGill University
Montreal, Canada
haoran.du@mail.mcgill.ca

Carlo D'Angelo
260803454
McGill University
Montreal, Canada
carlo.dangelo@mail.mcgill.ca

Abstract—In this project, the team built and tested a finite-state machine (FSM) to identify the commented characters in C code. The inputs to this FSM are the clock, an asynchronous reset signal and one ASCII character per clock cycle. The output is designed to be ‘0’ if the input character is not part of a comment and ‘1’ if it is. The FSM is also designed in a way to function on both of the C programming comment styles, namely ‘//... \n’ and ‘/*...*/’.

I. INTRODUCTION

The purpose of designing this finite-state machine (FSM) is to distinguish the comment parts in a block of C code. For instance, in the following block of C code showing as an example in Listing 1, we can see that the comments characters where the FSM outputs should be ‘1’ is displayed in green.

```
1 /* This is the\n main method*\n2 int main() {\n3     // Lorem ipsum dolor sit amet\n4     return 0; \n5 }
```

Listing 1. Example of C code with comments.

Specifically, the exit sequence for the comment (‘\n’ or ‘*/’) is considered a comment while the opening sequence (‘//’ or ‘/*’) is not. Therefore, the output requirements of this FSM are:

- 1) ‘1’ in the clock cycle after the second character of the opening sequence appears;
- 2) ‘0’ in the clock cycle after the second character of the exit sequence appears.

II. FSM IMPLEMENTATION

A. State Diagram

The state diagram displayed in Fig. 1 shows how the system will react when encountering different ASCII characters. Since there are two types of comments in C code, those that start with ‘//’ and those that start with ‘/*’, the FSM implementation has to have more states




Fig. 1. State diagram for identifying commented characters in C code

to deal with these different cases. In particular, the S0-S1 states make sure that the system reacts accordingly to the comments’ opening sequences. Then, after an opening sequence is detected, the S2 state takes care of ‘//’ comments specifically and the S3-S4 states take care of ‘/*’ comments specifically, including how to react to their respective closing sequences.

When the FSM is at S2, S3, or S4, it also changes the output value to be ‘1’ indicating that the input character is part of a comment.

In this design, the initial state is S0.

B. VHDL Implementation

The instructions of the project description state that one ASCII character per clock cycle is fed into the FSM. Therefore, the team designed the FSM to be time-triggered and explicitly change states and outputs at every rising edge of every clock cycle.

For example, the code block below in Listing 2 is the example of the transition between S0 and S1. In theory, one ASCII character input is given at the beginning of a

clock cycle. Then, at the rising edge of that clock cycle, the output and the state transition is determined based on the design in Fig. 1, i.e.,

```

if input == / then
    state ← S1
    output ← 0
else
    state ← S0
    output ← 0
end if

```

```

1 begin
2 -- Insert your processes here
3 fsm: process (clk, reset)
4 begin
5     if (reset = '1') then
6         current_state <= S0;
7         output <= 'X';
8
9     elsif (rising_edge(clk)) then
10        case current_state is
11            when S0 =>
12                if (input = SLASH_CHARACTER) then
13                    output <= '0';
14                    current_state <= S1;
15                else
16                    output <= '0';
17                    current_state <= S0;
18                end if;
19            when S1 =>
20                ...

```

Listing 2. VHDL implementation of FSM

Notice that, no matter what the system's current state is, if the reset signal is set to '1', then the state of the FSM is always reset to S0. The output, in this case, is 'X' which in std_logic represents UNKNOWN. Furthermore, by setting the reset signal to '1', it can also be ensured that the initial state of the FSM can be set to S0.

III. DESIGN AND RESULTS OF THE TESTBENCH

The team followed the given testbench starter code template and the instructions in the manual regarding the default resolution. Additionally, the following initialization code was implemented to ensure that the FSM always starts at S0.

```

1 --TODO: Thoroughly test your FSM
2 stim_process: PROCESS
3 BEGIN
4     REPORT "Initialization (setting current
5         state to S0)";
6     s_reset <= '1';
7     WAIT FOR 1 * clk_period;
8     s_reset <= '0';
9     WAIT FOR 1 * clk_period;

```

Listing 3. Testbench initialization

The team implemented 5 different test cases in our testbench to thoroughly test the FSM. The contents of the 5 cases and their respective results are presented below.

A. Test case 1: X (meaningless character)




Fig. 2. Wave for test case 1 from ModelSim

B. Test case 2: //AS\nD




Fig. 3. Wave for test case 2 from ModelSim

C. Test case 3: /*A\nS*/D




Fig. 4. Wave for test case 3 from ModelSim

D. Test case 4: //A(RESET)S




Fig. 5. Wave for test case 4 from ModelSim

*E. Test case 5: /*A(RESET)S*




Fig. 6. Wave for test case 5 from ModelSim

IV. CONCLUSION

Based on the 5 signal results shown above obtained from the simulation of our testbench, it can be concluded that the FSM functions correctly pertaining to all the design requirements.