HD44780U (LCD-II)

(Dot Matrix Liquid Crystal Display Controller/Driver)

HITACHI

Description

The HD44780U dot-matrix liquid crystal display controller and driver LSI displays alphanumerics, Japanese kana characters, and symbols. It can be configured to drive a dot-matrix liquid crystal display under the control of a 4- or 8-bit microprocessor. Since all the functions such as display RAM, character generator, and liquid crystal driver, required for driving a dot-matrix liquid crystal display are internally provided on one chip, a minimal system can be interfaced with this controller/driver.

A single HD44780U can display up to one 8-character line or two 8-character lines.

The HD44780U has pin function compatibility with the HD44780S which allows the user to easily replace an LCD-II with an HD44780U. The HD44780U character generator ROM is extended to generate 208.5×8 dot character fonts and 32.5×10 dot character fonts for a total of 240 different character fonts.

The low power supply (2.7V to 5.5V) of the HD44780U is suitable for any portable battery-driven product requiring low power dissipation.

Features

- 5×8 and 5×10 dot matrix possible
- Low power operation support:
 - 2.7 to 5.5V
- Wide range of liquid crystal display driver power
 - 3.0 to 11V
- Liquid crystal drive waveform
 - A (One line frequency AC waveform)
- Correspond to high speed MPU bus interface
 - -2 MHz (when $V_{cc} = 5V$)
- 4-bit or 8-bit MPU interface enabled
- 80 × 8-bit display RAM (80 characters max.)
- 9,920-bit character generator ROM for a total of 240 character fonts
 - 208 character fonts ($5 \times 8 \text{ dot}$)
 - 32 character fonts ($5 \times 10 \text{ dot}$)

- 64 × 8-bit character generator RAM
 - 8 character fonts $(5 \times 8 \text{ dot})$
 - 4 character fonts ($5 \times 10 \text{ dot}$)
- 16-common × 40-segment liquid crystal display driver
- Programmable duty cycles
 - 1/8 for one line of 5×8 dots with cursor
 - 1/11 for one line of 5×10 dots with cursor
 - 1/16 for two lines of 5×8 dots with cursor
- Wide range of instruction functions:
 - Display clear, cursor home, display on/off, cursor on/off, display character blink, cursor shift, display shift
- Pin function compatibility with HD44780S
- Automatic reset circuit that initializes the controller/driver after power on
- Internal oscillator with external resistors
- Low power consumption

Ordering Information

| Type No. | Package | CGROM |
|---------------|---------|------------------------|
| HD44780UA00FS | FP-80B | Japanese standard font |
| HCD44780UA00 | Chip | |
| HD44780UA00TF | TFP-80F | |
| HD44780UA02FS | FP-80B | European standard font |
| HCD44780UA02 | Chip | |
| HD44780UA02TF | TFP-80F | |
| HD44780UBxxFS | FP-80B | Custom font |
| HCD44780UBxx | Chip | |
| HD44780UBxxTF | TFP-80F | |

Note: xx: ROM code No.

LCD-II Family Comparison

| Item | | HD44780S | HD44780U | | |
|---------------------------------|--|--|--|--|--|
| Power supply voltage | | 5 V ±10% | 2.7 to 5.5 V | | |
| Liquid crystal drive | 1/4 bias | 3.0 to 11.0V | 3.0 to 11.0V | | |
| voltage VLCD | 1/5 bias | 4.6 to 11.0V | 3.0 to 11.0V | | |
| Maximum display digits per chip | | 16 digits (8 digits × 2 lines) | 16 digits (8 digits × 2 lines) | | |
| Display duty cycle | | 1/8, 1/11, and 1/16 | 1/8, 1/11, and 1/16 | | |
| CGROM | | | 9,920 bits (208 character fonts for 5×8 dot and 32 character fonts for 5×10 dot) | | |
| CGRAM | | 64 bytes | 64 bytes | | |
| DDRAM | | 80 bytes | 80 bytes | | |
| Segment signals | | 40 | 40 | | |
| Common signals | | 16 | 16 | | |
| Liquid crystal drive wavef | orm | A | A | | |
| Oscillator | Clock source | External resistor, external ceramic filter, or external clock | External resistor or external clock | | |
| | R _r oscillation frequency (frame frequency) | 270 kHz ±30% (59 to 110 Hz for 1/8 and 1/16 duty cycles; 43 to 80 Hz for 1/11 duty cycle) | 270 kHz ±30% (59 to 110 Hz for 1/8 and1/16 duty cycles; 43 to 80 Hz for 1/11 duty cycle) | | |
| | R, resistance | 91 kΩ ±2% | 91 kΩ ±2% (when V_{cc} = 5V) 75 kΩ ±2% (when V_{cc} = 3V) | | |
| Instructions | | Fully compatible within the H | D44780S | | |
| CPU bus timing | | 1 MHz | 1 MHz (when V _{cc} = 3V) 2 MHz (when V _{cc} = 5V) | | |
| Package | | FP-80 FP-80A | FP-80B TFP-80F | | |

Function Description

Registers

The HD44780U has two 8-bit registers, an instruction register (IR) and a data register (DR).

The IR stores instruction codes, such as display clear and cursor shift, and address information for display data RAM (DDRAM) and character generator RAM (CGRAM). The IR can only be written from the MPU.

The DR temporarily stores data to be written into DDRAM or CGRAM and temporarily stores data to be read from DDRAM or CGRAM. Data written into the DR from the MPU is automatically written into DDRAM or CGRAM by an internal operation. The DR is also used for data storage when reading data from DDRAM or CGRAM. When address information is written into the IR, data is read and then stored into the DR from DDRAM or CGRAM by an internal operation. Data transfer between the MPU is then completed when the MPU reads the DR. After the read, data in DDRAM or CGRAM at the next address is sent to the DR for the next read from the MPU. By the register selector (RS) signal, these two registers can be selected (Table 1).

Busy Flag (BF)

When the busy flag is 1, the HD44780U is in the internal operation mode, and the next instruction will not be accepted. When RS = 0 and R/\overline{W} = 1 (Table 1), the busy flag is output to DB7. The next instruction must be written after ensuring that the busy flag is 0.

Address Counter (AC)

The address counter (AC) assigns addresses to both DDRAM and CGRAM. When an address of an instruction is written into the IR, the address information is sent from the IR to the AC. Selection of either DDRAM or CGRAM is also determined concurrently by the instruction.

After writing into (reading from) DDRAM or CGRAM, the AC is automatically incremented by 1 (decremented by 1). The AC contents are then output to DB0 to DB6 when RS = 0 and $R/\overline{W} = 1$ (Table 1).

 Table 1
 Register Selection

| RS | R/W | Operation |
|----|-----|--|
| 0 | 0 | IR write as an internal operation (display clear, etc.) |
| 0 | 1 | Read busy flag (DB7) and address counter (DB0 to DB6) |
| 1 | 0 | DR write as an internal operation (DR to DDRAM or CGRAM) |
| 1 | 1 | DR read as an internal operation (DDRAM or CGRAM to DR) |

Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80×8 bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as general data RAM. See Figure 1 for the relationships between DDRAM addresses and positions on the liquid crystal display.

The DDRAM address (A_{DD}) is set in the address counter (AC) as hexadecimal.

- 1-line display (N = 0) (Figure 2)
 - When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the HD44780, 8 characters are displayed. See Figure 3.

When the display shift operation is performed, the DDRAM address shifts. See Figure 3.



Figure 1 DDRAM Address




Figure 2 1-Line Display




Figure 3 1-Line by 8-Character Display Example

- 2-line display (N = 1) (Figure 4)
 - Case 1: When the number of display characters is less than 40 × 2 lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the HD44780 is used, 8 characters × 2 lines are displayed. See Figure 5.

When display shift operation is performed, the DDRAM address shifts. See Figure 5.




Figure 4 2-Line Display




Figure 5 2-Line by 8-Character Display Example

- Case 2: For a 16-character × 2-line display, the HD44780 can be extended using one 40-output extension driver. See Figure 6.
 - When display shift operation is performed, the DDRAM address shifts. See Figure 6.




Figure 6 2-Line by 16-Character Display Example

Table 4 Correspondence between Character Codes and Character Patterns (ROM Code: A00)

| Upper 4 Lower Bits 4 Bits | 0000 | 0001 | 0010 | 0011 | | 0101 | | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|---------------------------|------------------|------|------|------|----------|------|----------|----------|------|------|------------|------|-------------|------|------|------------|
| xxxx0000 | CG RAM (1) | | | | | - | ` | i: | | | | | 7 | ≡. | Ċέ | |
| xxxx0001 | (2) | | I | | | | . | === | | | 13 | F | ; | 4 | - 📑 | |
| xxxx0010 | (3) | | !! | 2 | | F | | ļ | | | !" | -1 | ij | × | F | |
| xxxx0011 | (4) | | # | 3 | | - | i | ≣. | | | .i | 7 | Ŧ | ŧ | €. | 683 |
| xxxx0100 | (5) | | # | 4 | | Ï | | t. | | | ٠. | I | - - | †7 | 1.4 | <u> </u> |
| xxxx0101 | (6) | | 7. | | | | | i_i | | | - | 7 | ; | _1 | (3 | |
| xxxx0110 | (7) | | 8: | 6 | ļ | Ļ | ŧ. | Ų | | | = | # | | === | P | Ξ |
| xxxx0111 | (8) | | * | | G | ļ.,i | | ijji | | | 7 | # | ; ;; | 7 | | II |
| xxxx1000 | (1) | | < | | - | × | ŀ | × | | | 4 | 7 | # | Ų. | .F | X |
| xxxx1001 | (2) | | > | 9 | II. | Y | i | '=! | | | -5 | # | Į. | H) | i | |
| xxxx1010 | (3) | | * | # | J | Z | ij | 团 | | | <u>.I.</u> | | 11 | Ŀ | | = : |
| xxxx1011 | (4) | | | : | K | | k | { | | | オ | # | ! | П | × | 沔 |
| xxxx1100 | (5) | | : | < | <u></u> | ¥ | 1. | | | | #: | ij. | | 77 | # | FF |
| xxxx1101 | (6) | | | =::: | M | | m | } | | | .=1. | Z | ~ <u>,</u> | | #_ | |
| xxxx1110 | (7) | | | > | H | • | r | ÷ | | | = | t | | ** | F | |
| xxxx1111 | (8) | | • | 7 | | | | + | | | 113 | 讨 | ₹ | C! | Ö | |

Note: The user can specify any pattern for character-generator RAM.

Table 4 Correspondence between Character Codes and Character Patterns (ROM Code: A02)

| Lower Bits | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | | 1100 | 1101 | | |
|------------|------------------|------------|------|------|-----------|------|---------------|------------|------|--------------|----------|----------|------|------|---|-----|
| xxxx0000 | CG RAM (1) | j - | | 0 | 3 | F | ٠. | = | | œ | | | À | Ð | | * |
| xxxx0001 | (2) | - | i | 1 | Ĥ | | . <u>::</u> i | -== | H | <u>.</u> i÷ | i | <u>:</u> | Á | Fi | ä | ř |
| xxxx0010 | (3) | 66 | ** | 2 | B | R | 占 | 1- | ## | <u> </u> | # | 2 | Ä | Ò | ä | ò |
| xxxx0011 | (4) | ** | # | 3 | <u>[]</u> | 5 | <u>:</u> | = | 3 | T | #. | | | Ó | | Ó |
| xxxx0100 | (5) | .ds. | # | 4 | | T | | <u>†</u> . | H | Ξ | : | Ë | Ä | Ġ | ======================================= | ô |
| xxxx0101 | (6) | 7 | *: | 5 | E | IJ. | ₽ | 1 | Ä | er | 罪 | į.d | Ä | 8 | ä | Ö |
| xxxx0110 | (7) | | 8. | 6 | F | Ų | ₽. | ų | JII. | J. | i | | Æ | | 38 | Ö |
| xxxx0111 | (8) | ų. | 7 | 7 | <u> </u> | IJ | -== | 1,1 | | 4. | \$ | | | × | ş | -:- |
| xxxx1000 | (1) | † | Ć. | | H | X | ŀ'n | × | y | . İ . | | (3) | | .∄. | ė | # |
| xxxx1001 | (2) | 4. | > | 9 | I | ¥ | i | <u>:_i</u> | I.į | ₿ | IB | 1. | É | Ù | É | ü |
| xxxx1010 | (3) | ÷ | :4: | = | J | Z | .j | ヹ | 4 | <u> </u> | :== | | Ë | Ú | ė | ú |
| xxxx1011 | (4) | +- | | ţ | K | I. | k | ₹ | Ш | 8 | ** | * | Ë | Û | ë | ü |
| xxxx1100 | (5) | <u> </u> | 7 | < | <u>L</u> | N | 1 | i | Щ | *** | H | ¥ | i | | i | ü |
| xxxx1101 | (6) | <u> </u> | | ==== | iri | | m | } | 1: | # | ! | 经 | Í | 至 | i | ij |
| xxxx1110 | (7) | <u>.i.</u> | _ | > | H | ·*· | m | | Ŀ | €. | | 14 | Î | Þ | i | Ŀ |
| xxxx1111 | (8) | # | .** | ? | | | | | 3 | | * | €. | Ï | 8 | 1 | :: |

Normally, instructions that perform data transfer with internal RAM are used the most. However, auto-incrementation by 1 (or auto-decrementation by 1) of internal HD44780U RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction (Table 11) can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed.

Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the HD44780U is not in the busy state (BF = 0) before sending an instruction from the MPU to the HD44780U. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Table 6 for the list of each instruction execution time.

Table 6 Instructions

| | | | | | Co | ode | | | | | | Execution Time (max) (when f _{cp} or |
|--------------------------------|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---|---|
| Instruction | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | Description | f _{osc} is 270 kHz) |
| Clear display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Clears entire display and sets DDRAM address 0 in address counter. | |
| Return home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | _ | Sets DDRAM address 0 in address counter. Also returns display from being shifted to original position. DDRAM contents remain unchanged. | 1.52 ms |
| Entry mode set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Sets cursor move direction and specifies display shift. These operations are performed during data write and read. | 37 μs |
| Display on/off control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | С | В | Sets entire display (D) on/off, cursor on/off (C), and blinking of cursor position character (B). | 37 μs |
| Cursor or display shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | _ | _ | Moves cursor and shifts display without changing DDRAM contents. | 37 μs |
| Function set | 0 | 0 | 0 | 0 | 1 | DL | N | F | _ | _ | Sets interface data length (DL), number of display lines (N), and character font (F). | 37 μs |
| Set CGRAM address | 0 | 0 | 0 | 1 | ACG | ACG | ACG | ACG | ACG | ACG | Sets CGRAM address. CGRAM data is sent and received after this setting. | 37 μs |
| Set DDRAM address | 0 | 0 | 1 | ADD | Sets DDRAM address. DDRAM data is sent and received after this setting. | 37 μs |
| Read busy flag & address | 0 | 1 | BF | AC | Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents. | 0 µs |

Table 6 Instructions (cont)

| | | | | | Co | ode | | | | | | | Execution Time (max) (when f _{cp} or |
|----------------------------------|------------|--|--|--|--|-----------------------|--------|-----|-----|-----|--|---|--|
| Instruction | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | Descripti | on | f _{osc} is 270 kHz) |
| Write data to CG or DDRAM | 1 | 0 | Write | data | | | | | | | Writes da CGRAM. | ta into DDRAM or | 37 μs t _{ADD} = 4 μs* |
| Read data from CG or DDRAM | 1 | 1 | Read | data | | | | | | | Reads da CGRAM. | ta from DDRAM or | 37 μs t _{ADD} = 4 μs* |
| | S/C R/L | = 1: = 0: = 1: = 0: = 1: = 1: = 1: | Increr Decre Accor Displa Curso Shift I Shift I 8 bits 2 line 5 × 10 Intern Instru | ement mpani ay shii or mov to the to the , DL = s, N = O dots ially o | es dis ft /e right left : 0: 4 : 0: 1 , F = 0 | bits line D: 5× | 8 dots | S | | | ACG: ADD: (corr addi AC: Add both | Display data RAM Character generator RAM CGRAM address DDRAM address responds to cursor ress) ress counter used for DD and CGRAM resses | Execution time changes when frequency changes Example: When f_{cp} or f_{OSC} is 250 kHz, $37 \mu s \times \frac{270}{250} = 40 \mu s$ |

Note: — indicates no effect.

* After execution of the CGRAM/DDRAM data write or read instruction, the RAM address counter is incremented or decremented by 1. The RAM address counter is updated after the busy flag turns off. In Figure 10, t_{ADD} is the time elapsed after the busy flag turns off until the address counter is updated.




Figure 10 Address Counter Update

Instruction Description

Clear Display

Clear display writes space code 20H (character pattern for character code 20H must be a blank pattern) into all DDRAM addresses. It then sets DDRAM address 0 into the address counter, and returns the display to its original status if it was shifted. In other words, the display disappears and the cursor or blinking goes to the left edge of the display (in the first line if 2 lines are displayed). It also sets I/D to 1 (increment mode) in entry mode. S of entry mode does not change.

Return Home

Return home sets DDRAM address 0 into the address counter, and returns the display to its original status if it was shifted. The DDRAM contents do not change.

The cursor or blinking go to the left edge of the display (in the first line if 2 lines are displayed).

Entry Mode Set

I/D: Increments (I/D = 1) or decrements (I/D = 0) the DDRAM address by 1 when a character code is written into or read from DDRAM.

The cursor or blinking moves to the right when incremented by 1 and to the left when decremented by 1. The same applies to writing and reading of CGRAM.

S: Shifts the entire display either to the right (I/D = 0) or to the left (I/D = 1) when S is 1. The display does not shift if S is 0.

If S is 1, it will seem as if the cursor does not move but the display does. The display does not shift when reading from DDRAM. Also, writing into or reading out from CGRAM does not shift the display.

Display On/Off Control

D: The display is on when D is 1 and off when D is 0. When off, the display data remains in DDRAM, but can be displayed instantly by setting D to 1.

C: The cursor is displayed when C is 1 and not displayed when C is 0. Even if the cursor disappears, the function of I/D or other specifications will not change during display data write. The cursor is displayed using 5 dots in the 8th line for 5×8 dot character font selection and in the 11th line for the 5×10 dot character font selection (Figure 13).

B: The character indicated by the cursor blinks when B is 1 (Figure 13). The blinking is displayed as switching between all blank dots and displayed characters at a speed of 409.6-ms intervals when f_{cp} or f_{OSC} is 250 kHz. The cursor and blinking can be set to display simultaneously. (The blinking frequency changes according to f_{OSC} or the reciprocal of f_{cp} . For example, when f_{cp} is 270 kHz, f_{OSC} and f_{OSC} are 379.2 ms.)

Cursor or Display Shift

Cursor or display shift shifts the cursor position or display to the right or left without writing or reading display data (Table 7). This function is used to correct or search the display. In a 2-line display, the cursor moves to the second line when it passes the 40th digit of the first line. Note that the first and second line displays will shift at the same time.

When the displayed data is shifted repeatedly each line moves only horizontally. The second line display does not shift into the first line position.

The address counter (AC) contents will not change if the only action performed is a display shift.

Function Set

DL: Sets the interface data length. Data is sent or received in 8-bit lengths (DB7 to DB0) when DL is 1, and in 4-bit lengths (DB7 to DB4) when DL is 0.When 4-bit length is selected, data must be sent or received twice.

N: Sets the number of display lines.

F: Sets the character font.

Note: Perform the function at the head of the program before executing any instructions (except for the read busy flag and address instruction). From this point, the function set instruction cannot be executed unless the interface data length is changed.

Set CGRAM Address

Set CGRAM address sets the CGRAM address binary AAAAAA into the address counter.

Data is then written to or read from the MPU for CGRAM.




Figure 11




Figure 12

Set DDRAM Address

Set DDRAM address sets the DDRAM address binary AAAAAA into the address counter.

Data is then written to or read from the MPU for DDRAM.

However, when N is 0 (1-line display), AAAAAAA can be 00H to 4FH. When N is 1 (2-line display), AAAAAAA can be 00H to 27H for the first line, and 40H to 67H for the second line.

Read Busy Flag and Address

Read busy flag and address reads the busy flag (BF) indicating that the system is now internally operating on a previously received instruction. If BF is 1, the internal operation is in progress. The next instruction will not be accepted until BF is reset to 0. Check the BF status before the next write operation. At the same time, the value of the address counter in binary AAAAAA is read out. This address counter is used by both CG and DDRAM addresses, and its value is determined by the previous instruction. The address contents are the same as for instructions set CGRAM address and set DDRAM address.

Table 7 Shift Function

| S/C | R/L | |
|-----|-----|---|
| 0 | 0 | Shifts the cursor position to the left. (AC is decremented by one.) |
| 0 | 1 | Shifts the cursor position to the right. (AC is incremented by one.) |
| 1 | 0 | Shifts the entire display to the left. The cursor follows the display shift. |
| 1 | 1 | Shifts the entire display to the right. The cursor follows the display shift. |

Table 8 Function Set

| N | F | No. of Display Lines | Character Font | Duty Factor | Remarks |
|---|---|----------------------------|----------------------------|----------------|---|
| 0 | 0 | 1 | $5 \times 8 \text{ dots}$ | 1/8 | |
| 0 | 1 | 1 | $5 \times 10 \text{ dots}$ | 1/11 | |
| 1 | * | 2 | 5 × 8 dots | 1/16 | Cannot display two lines for 5×10 dot character font |

Note: * Indicates don't care.

Write Data to CG or DDRAM

Write data to CG or DDRAM writes 8-bit binary data DDDDDDDD to CG or DDRAM.

To write into CG or DDRAM is determined by the previous specification of the CGRAM or DDRAM address setting. After a write, the address is automatically incremented or decremented by 1 according to the entry mode. The entry mode also determines the display shift.

Read Data from CG or DDRAM

Read data from CG or DDRAM reads 8-bit binary data DDDDDDDD from CG or DDRAM.

The previous designation determines whether CG or DDRAM is to be read. Before entering this read instruction, either CGRAM or DDRAM address set instruction must be executed. If not executed, the first read data will be invalid. When serially executing read instructions, the next address data is normally read from the second read. The address set instructions need not be executed just before this read instruction when shifting the cursor by the cursor shift instruction (when reading out DDRAM). The operation of the cursor shift instruction is the same as the set DDRAM address instruction.

After a read, the entry mode automatically increases or decreases the address by 1. However, display shift is not executed regardless of the entry mode.

Note: The address counter (AC) is automatically incremented or decremented by 1 after the write instructions to CGRAM or DDRAM are executed. The RAM data selected by the AC cannot be read out at this time even if read instructions are executed. Therefore, to correctly read data, execute either the address set instruction or cursor shift instruction (only with DDRAM), then just before reading the desired data, execute the read instruction from the second time the read instruction is sent.



Figure 15

Initializing by Instruction

If the power supply conditions for correctly operating the internal reset circuit are not met, initialization by instructions becomes necessary.

Refer to Figures 25 and 26 for the procedures on 8-bit and 4-bit initializations, respectively.




Figure 25 8-Bit Interface