

# Universidade de Brasília - UnB Departamento de Engenharia Eletrica - ENE

Pré-relatório Experimento 6 Circuitos sequenciais em VHDL

> Carlos Eduardo Taborda Lottermann 180041509

> Prof. Luís Fernando Ramos Molinaro

Brasília, DF 2019

## Código em VHDL do 1º visto:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Visto_1 is
  Port (PR: in STD LOGIC;
      CLR: in STD LOGIC;
      CLK: in STD LOGIC;
      J: in STD LOGIC;
              K: in STD LOGIC;
      Q: out STD_LOGIC);
end Visto 1;
architecture F F of Visto 1 is
signal JK: STD_LOGIC_VECTOR (1 downto 0);
signal Qbuf: STD LOGIC;
begin
JK \le (J \& K);
Q \leq Qbuf;
process (PR, CLR, CLK)
begin
       if PR = '1' then Q \le '1';
       elsif CLR = '1' then Q \le 0';
       elsif rising edge(CLK) then
              case JK is
                     when "00" \Rightarrow Qbuf \ll Qbuf;
                     when "01" \Rightarrow Qbuf \leq '0';
                     when "10" => Qbuf <= '1';
                     when "11" \Rightarrow Qbuf \leq not(Qbuf);
                     when others => Qbuf <= Qbuf;
              end case;
       end if;
end process;
end F F;
```

# Arquivo UCF do 1º visto:

```
NET "PR" LOC = "N3";

NET "CLR" LOC = "E2";

NET "CLK" LOC = "F3";

NET "J" LOC = "L3";

NET "K" LOC = "P11";

NET "Q" LOC = "M5";
```

## Código em VHDL do 2º visto:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Visto 2 is
  Port ( CLK : in STD LOGIC;
      RST: in STD LOGIC;
      LOAD: in STD LOGIC;
      D: in STD LOGIC VECTOR (3 downto 0);
      DIR: in STD LOGIC;
      L: in STD_LOGIC;
      R: in STD LOGIC;
      Q: out STD_LOGIC_VECTOR (3 downto 0));
end Visto 2;
architecture Visto 2 op of Visto 2 is
signal Qbuf: STD LOGIC VECTOR (3 downto 0);
begin
Q \leq Qbuf;
process (CLK)
begin
      if rising edge(CLK) then
             if RST = '1' then Qbuf \le "0000";
             elsif LOAD = '1' then Qbuf <= D;
             elsif DIR = '0' then
                    if L = '0' then Qbuf \le (Qbuf(2) \& Qbuf(1) \& Qbuf(0) \& '0'); end if;
                    if L = '1' then Qbuf \le (Qbuf(2) \& Qbuf(1) \& Qbuf(0) \& '1'); end if;
             elsif DIR = '1' then
                    if R = 0' then Qbuf \le 0' & Qbuf(3) & Qbuf(2) & Qbuf(1); end if;
                    if R = '1' then Qbuf <= ('1' & Qbuf(3) & Qbuf(2) & Qbuf(1)); end if;
             end if;
      end if;
end process;
end Visto 2 op;
```

# Arquivo UCF do 2º visto:

```
NET "RST" LOC = "A7";

NET "LOAD" LOC = "M4";

NET "CLK" LOC = "N3";

NET "DIR" LOC = "E2";

NET "L" LOC = "F3";

NET "R" LOC = "G3";

NET "D(0)" LOC = "P11";

NET "D(1)" LOC = "L3";

NET "D(2)" LOC = "K3";

NET "D(3)" LOC = "B4";
```