

Universidade de Brasília - UnB Departamento de Engenharia Eletrica - ENE

Pré-relatório Experimento 4 Implementação de circuitos combinacionais com multiplexadores


> Carlos Eduardo Taborda Lottermann 180041509


> Prof. Luís Fernando Ramos Molinaro

Brasília, DF 2019


Desenhos esquemáticos:

Visto 1:





Visto 2:



Código em VHDL do 1º visto:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Visto 1 is
  Port ( A : in STD_LOGIC;
      B: in STD LOGIC;
     C: in STD LOGIC;
     X: out STD LOGIC;
      Y: out STD_LOGIC);
end Visto 1;
architecture Visto 1 op of Visto 1 is
component MUX is
Port (S: in STD LOGIC VECTOR (1 downto 0);
     D: in STD_LOGIC_VECTOR (3 downto 0);
     Y: out STD LOGIC);
end component;
signal X_sel: STD_LOGIC_VECTOR (1 downto 0);
signal X in : STD LOGIC VECTOR (3 downto 0);
signal Y_sel: STD_LOGIC_VECTOR (1 downto 0);
signal Y in : STD LOGIC VECTOR (3 downto 0);
begin
X_{sel}(0) \le B;
X \operatorname{sel}(1) \leq A;
X in(0) \le 0';
X in(1) \leq not C;
X in(2) \le C;
X in(3) \le '1';
Xu: MUX port map(X sel,X in, X);
```

```
Y_sel(0) <= B;

Y_sel(1) <= A;

Y_in(0) <= '1';

Y_in(1) <= '0';

Y_in(2) <= not C;

Y_in(3) <= C;

Yu: MUX port map(Y_sel,Y_in,Y);

end Visto_1_op;
```

Arquivo UCF do 1º visto:

```
NET "A" LOC = "K3";

NET "B" LOC = "L3";

NET "C" LOC = "P11";

NET "X" LOC = "M11";

NET "Y" LOC = "M5";
```

Código VHDL do 2º visto:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Visto 2 is
  Port ( A: in STD_LOGIC;
     B: in STD LOGIC;
     C: in STD LOGIC;
     D: in STD LOGIC;
     E: in STD_LOGIC;
     F: in STD LOGIC;
     G: in STD_LOGIC;
     S: out STD_LOGIC);
end Visto 2;
architecture Visto 2 op of Visto 2 is
component MUX 8 is
  Port (S: in STD_LOGIC_VECTOR (2 downto 0);
     D: in STD LOGIC VECTOR (7 downto 0);
     Y: out STD LOGIC);
end component;
component Decoder is
  Port (A: in STD LOGIC VECTOR (3 downto 0);
     Y: out STD LOGIC VECTOR (15 downto 0));
end component;
signal Decoder sel: STD LOGIC VECTOR (3 downto 0);
signal Decoder out: STD LOGIC VECTOR (15 downto 0);
signal MUX_sel: STD_LOGIC_VECTOR (2 downto 0);
signal MUX in: STD LOGIC VECTOR (7 downto 0);
signal MUX out: STD LOGIC;
```

```
begin
Decoder_sel(0) \le A;
Decoder sel(1) \le B;
Decoder_sel(2) \le C;
Decoder sel(3) \le D;
Dec: Decoder port map(Decoder sel, Decoder out);
MUX sel(0) \le E;
MUX_sel(1) \le F;
MUX_sel(2) \le G;
MUX in(0) \le '0';
MUX in(1) <= Decoder out(9) or Decoder out(15);
MUX in(2) \le Decoder out(14);
MUX in(3) \le Decoder out(13);
MUX_in(4) <= Decoder_out(1) or Decoder_out(15);
MUX in(5) \le '0';
MUX_in(6) \le '1';
MUX in(7) \le '1';
M: MUX 8 port map(MUX sel, MUX in, S);
end Visto 2 op;
```

Arquivo UCF do 2º visto:

```
NET "A" LOC = "F3";

NET "B" LOC = "G3";

NET "C" LOC = "B4";

NET "E" LOC = "K3";

NET "F" LOC = "L3";

NET "G" LOC = "P11";

NET "S" LOC = "M5";
```