



PRÀCTICA 1:

ESTRUCTURA DE COMPUTADORS

Carlos Martínez i Genís Martínez

GEI
2021-2022



UNIVERSITAT
ROVIRA I VIRGILI

ÍNDIX

1. FASE 1

- 1.1.- Tarea 1
- 1.2.- Tarea 2
- 1.3.- Tarea 3

2. FASE 2

- 2.1.- Tarea 4
- 2.2.- Tarea 5
- 2.3.- Tarea 6
- 2.4.- Tarea 7
- 2.5.- Tarea 8

3. FASE 3

- 3.1.- Tarea 9
- 3.2.- Tarea 10

4. FASE 4



- 4.1.- Tarea 11
- 4.2.- Tarea 12
- 4.3.- Tarea 13
- 4.4.- Tarea 14
- 4.5.- Tarea 15

5. FASE 5

- 5.1.- Tarea 16
- 5.2.- Tarea 17
- 5.3.- Tarea 18

1.- FASE 1


1.1.- Tarea 1:



$$\text{RetardoC} = 3T$$

$$\text{RetardoS} = 4T$$


1.2.- Tarea 2:



$$\text{RetardoC} = 10T$$

$$\text{RetardoS} = 8T$$

1.3.- Tarea 3:




Suponemos un retardo de la NAND de 3T.

RetardoS = 18T

Retardo C = 15T

2.- FASE 2



2.1.- Tarea 4:



$$\begin{aligned} \text{RetardoC} &= \text{TC}(\text{bit0}) + (n-1 \text{ bits}) * (\text{TC-ParteParalela}) = \\ &= 10T + (4-1) * (10T - 4T) = \mathbf{28T} \end{aligned}$$

$$\begin{aligned} \text{RetardoS} &= \text{TC}(\text{bit0}) + (n-2 \text{ bits}) * (\text{TC-ParteParalela}) + (\text{TS-ParteParalela}) = \\ &= 10T + (4-2) * (10T - 4T) + (8T - 4T) = \mathbf{30T} \end{aligned}$$

2.2.- Tarea 5:



TC=15 ; TS=18

RetardoC = TC(bit0) + (n-1 bits)*(TC-ParteParalela) =
 = 15T + (4T-1bits) * (15T-9T) = **33T**

RetardoS = TC(bit0) + (n-2 bits)*(TC-ParteParalela) + (TS-ParteParalela)=
 = 15T + (4T-2bits) * (15T-9T) + (18T-9T) = **36T**

2.3.- Tarea 6:

IMPLEMENTACIÓ 1.

TS= 8 ; TC= 10

(4bits)

$$\begin{aligned}\text{RetardoC} &= \text{TC}(\text{bit0}) + (n-1 \text{ bits}) * (\text{TC-ParteParalela}) = \\ &= 10T + (4T-1\text{bits}) * (10T-4T) = \mathbf{28T}\end{aligned}$$

$$\begin{aligned}\text{RetardoS} &= \text{TC}(\text{bit0}) + (n-2 \text{ bits}) * (\text{TC-ParteParalela}) + (\text{TS-ParteParalela}) = \\ &= 10T + (4T-2\text{bits}) * (10T-4T) + (8T-4) = \mathbf{30T}\end{aligned}$$

(16 bits)

$$\begin{aligned}\text{RetardoC} &= \text{TC}(\text{bit0}) + (n-1 \text{ bits}) * (\text{TC-ParteParalela}) = \\ &= 10T + (16-1 \text{ bits}) * (10T-4T) = \mathbf{100T}\end{aligned}$$

$$\begin{aligned}\text{RetardoS} &= \text{TC}(\text{bit0}) + (n-2 \text{ bits}) * (\text{TC-ParteParalela}) + (\text{TS-ParteParalela}) = \\ &= 10T + (16-2\text{bits}) * (10T-4T) + (8T-4T) = \mathbf{98T}\end{aligned}$$

(32bits)

$$\begin{aligned}\text{RetardoC} &= \text{TC}(\text{bit0}) + (n-1 \text{ bits}) * (\text{TC-ParteParalela}) = \\ &= 10T + (32-1\text{bits}) * (10T-4T) = \mathbf{196T}\end{aligned}$$

$$\begin{aligned}\text{RetardoS} &= \text{TC}(\text{bit0}) + (n-2 \text{ bits}) * (\text{TC-ParteParalela}) + (\text{TS-ParteParalela}) = \\ &= 10T + (32T-2\text{bits}) * (10T-4T) + (8T-4T) = \mathbf{194T}\end{aligned}$$

(128 bits)

$$\begin{aligned}\text{RetardoC} &= \text{TC}(\text{bit0}) + (n-1 \text{ bits}) * (\text{TC-ParteParalela}) = \\ &= 10T + (128T-1\text{bits}) * (10T-4T) = \mathbf{772T}\end{aligned}$$

$$\begin{aligned}\text{RetardoS} &= \text{TC}(\text{bit0}) + (n-2 \text{ bits}) * (\text{TC-ParteParalela}) + (\text{TS-ParteParalela}) = \\ &= 10T + (128T-2\text{bits}) * (10T-4T) + (8T-4T) = \mathbf{770T}\end{aligned}$$

IMPLEMENTACIÓ 2.

TS= 18 ; TC= 15

(4bits)

$$\begin{aligned}\text{RetardoC} &= \text{TC}(\text{bit0}) + (n-1 \text{ bits}) * (\text{TC-ParteParalela}) = \\ &= 15T + (4T-1\text{bits}) * (15T-9T) = \mathbf{33T}\end{aligned}$$

$$\begin{aligned}\text{RetardoS} &= \text{TC}(\text{bit0}) + (n-2 \text{ bits}) * (\text{TC-ParteParalela}) + (\text{TS-ParteParalela}) = \\ &= 15T + (4T-2\text{bits}) * (15T-9T) + (18T-9T) = \mathbf{36T}\end{aligned}$$

(16 bits)

$$\begin{aligned}\text{RetardoC} &= \text{TC}(\text{bit0}) + (n-1 \text{ bits}) * (\text{TC-ParteParalela}) = \\ &= 15T + (16-1 \text{ bits}) * (15T-9T) = \mathbf{105T}\end{aligned}$$

$$\begin{aligned}\text{RetardoS} &= \text{TC}(\text{bit0}) + (n-2 \text{ bits}) * (\text{TC-ParteParalela}) + (\text{TS-ParteParalela}) = \\ &= 15T + (16-2\text{bits}) * (15T-9T) + (18T-9T) = \mathbf{108T}\end{aligned}$$

(32bits)

$$\begin{aligned}\text{RetardoC} &= \text{TC}(\text{bit0}) + (n-1 \text{ bits}) * (\text{TC-ParteParalela}) = \\ &= 15T + (32-1\text{bits}) * (15T-9T) = \mathbf{201T}\end{aligned}$$


$$\begin{aligned}\text{RetardoS} &= \text{TC}(\text{bit0}) + (n-2 \text{ bits}) * (\text{TC-ParteParalela}) + (\text{TS-ParteParalela}) = \\ &= 15T + (32T-2\text{bits}) * (15T-9T) + (18T-9T) = \mathbf{204T}\end{aligned}$$

(128 bits)

$$\begin{aligned}\text{RetardoC} &= \text{TC}(\text{bit0}) + (n-1 \text{ bits}) * (\text{TC-ParteParalela}) = \\ &= 15T + (128T-1\text{bits}) * (15T-9T) = \mathbf{777T}\end{aligned}$$

$$\begin{aligned}\text{RetardoS} &= \text{TC}(\text{bit0}) + (n-2 \text{ bits}) * (\text{TC-ParteParalela}) + (\text{TS-ParteParalela}) = \\ &= 15T + (128T-2\text{bits}) * (15T-9T) + (18T-9T) = \mathbf{780T}\end{aligned}$$

2.4.- Tarea 7:




$$TC=10T ; TS=8T$$

$$\begin{aligned} \text{RetardoC} &= TC(\text{bit0}) + (n-1 \text{ bits}) \cdot (TC - \text{ParteParalela}) = \\ &= 10T + (16-1 \text{ bits}) \cdot (10T-4T) = \mathbf{100T} \end{aligned}$$


$$\begin{aligned} \text{RetardoS} &= TC(\text{bit0}) + (n-2 \text{ bits}) \cdot (TC - \text{ParteParalela}) + (TS - \text{ParteParalela}) = \\ &= 10T + (16-2 \text{ bits}) \cdot (10T-4T) + (8T-4T) = \mathbf{98T} \end{aligned}$$

2.5.- Tarea 8:

Full Subtractor



Restador 16 Bits





A=54

B=29

Cin activado

3.- FASE 3

3.1.- Tarea 9:



$$S(0)=8T$$

$$Cout(0)=10T$$

$$Stotal=10T+(4-2)*(10T-4T)+(8-4T)=26T$$

$$Ctotal=10+(3)*(10-4)=28T$$

$$RetardoCSA = RetardoCPA + RetardoMux = 28T + 2T = 30T$$



$$Area\ Xor=8, AND=6, OR=6$$

$$Area\ total=8*(2*8)+8*(2*6)+8*(6)+5*8=312$$

3.2.- Tarea 10:


RetardoCSA16bits = RetardoCPA0 + (M_módulos-1) * RetardoMux
=

$$30T + (4-1)*2T = 36T$$



4.- FASE 4

4.1.- Tarea 11:



RetardoS = 8T

RetardoPi = 3T

RetardoGi = 3T

4.2.- Tarea 12:

Retardo CLA:

Generar y propagar	A, B	3 (AND)
C1 a Cn	P, G, C0	6 (Suma de productos)
Suma S	C, A, B	4 (XOR)
RETARDO TOTAL =		13

4.3.- Tarea 14:

CLA1	CLA2	CLA3	CLA4
Retardo	Retardo	Retardo	Retardo
C0=0T	C0=15T	C0=27T	C0=39T
C1=6T	C1=18T	C1=30T	C1=42T
C2=9T	C2=21T	C2=33T	C2=45T
C3=12T	C3=24T	C3=36T	C3=48T
C4=15T	C4=27T	C4=39T	C4=51T
S0=8T	S0=19T	S0=31T	S0=43T
S1=10T	S1=22T	S1=34T	S1=46T
S2=13T	S2=25T	S2=37T	S2=49T
S3=16T	S3=28T	S3=40T	S3=55T

4.5.- Tarea 15:

Resum temps de retard i área:

CPA (16 bits)

Retardo=100T

CSA (16 bits)

Retardo=34T


CLA (16 bits)

Retardo=55T


Si analizamos los tiempos de retardo obtenidos en los diferentes circuitos podemos llegar a la conclusión de que el sumador más rápido entre los 3 es el CSA de 16 bits, siendo el CPA de 16 bits el más lento.


5.- FASE 5

5.1.- Tarea 16:




5.2.- Tarea 17:





5.3.- Tarea 18:



T total = 53T

$$\begin{aligned} \text{Área Total} &= (4 \cdot \text{HA}) + (8 \cdot \text{FA}) + (16 \cdot \text{AND}) = \\ &= (4 \cdot 14) + (8 \cdot 34) + (16 \cdot 6) = 424 \end{aligned}$$