LABORATORY 1 : Gate Design

VLSI .Curs 20-21. Cuatrimestre de tardor

Autors: Carlos Rodriguez

Victor Correal

Professor: Ramon Canal

Data: 02/10/2020


LAB 1: Gate Design

1. Work Time

8h between understanding the program and working in the laboratory


2. Schematic nor2

Schematic consisting of 2 transistors pMOS in series and 2 transistors nMOS in parallel. NOR with 2 inputs and 1 output




2.1 Waveform simulate nor2

We see that for the values A=0 and B=0, Y=1




3. Layout nor2



2.1 Layout Verification Nor2


2.1.1 DRC

PASS!




2.1.2 ERC

PASS!




2.1.3 NCC

PASS!




4. Schematic Or2


Schematic consisting in one 2-NOR and 1-INV. OR with 2 inputs and 1 output



5. Layout Or2



5.1 Icon Or2



6. Waveform simulate Or2


We see thar for the values A=1 or B=1, Y=1




7.Layout Verification Or2

We see in the image the result of verification

7.1 DRC



7.2 ERC



7.3 NCC

