


CS147 - Lab 16

Gate Level Modeling

Kaushik Patra
(kaushik.patra@sjsu.edu)


1

Implement 32-bit 32x1 MUX



File: mux.v 2


Implement 2-to-4 line decoder



File: logic.v

3


Implement 3-to-8 line decoder



File: logic.v

4


Implement 4-to-16 line decoder



File: logic.v

5

Implement 5-to-32 line decoder



File: logic.v

6

7

Gate Level Modeling

8

