## CS147 - Lab 12

## **Gate Level Modeling**


Kaushik Patra (kaushik.patra@sjsu.edu)

1


## Repeating structure at gate level


```
module NOR32(Y,A,B);
//output
output [31:0] Y;
//input
input [31:0] A;
input [31:0] B;


genvar i;
generate
   for(i=0; i<32; i=i+1)
   begin : nor32_gen_loop
        nor nor_inst(Y[i], A[i], B[i]); A[i]
end
endgenerate
endmodule</pre>
```





2











CS147 - Lab 12

## **Gate Level Modeling**

Kaushik Patra (kaushik.patra@sjsu.edu)

8