


CS147 - Lab 17

Gate Level Modeling

Kaushik Patra
(kaushik.patra@sjsu.edu)

1

Implement Data Path




(*) Please download the latest source files

File: data_path.v


2

Implement Data Path



3

Implement Control Unit




(*) Behavioral Model

File: control_unit.v

4

Memory Wrapper Implementation




(*) Please download the latest source files

File: memory.v

5

Memory Wrapper Implementation




(*) Please download the latest source files

File: memory.v

6

Processor Implementation




(*) Please download the latest source files

File: memory.v

7

Processor Implementation




(*) Please download the latest source files

File: processor.v

8

System Implementation



(*) Please download the latest source files

File: memory.v

9

CS147 - Lab 17

Gate Level Modeling

Kaushik Patra
(kaushik.patra@sjsu.edu)

10

