### CS147 - Lab 11

# **Gate Level Modeling**

Kaushik Patra (kaushik.patra@sjsu.edu)


1

### Components of Gate Level Model

- At gate level modeling, circuits are described in terms of logic gates.
- Verilog supports the following gates by default.
  - and / nand
  - or / nor
  - xor / xnor
  - buf / not
- Implicit connection list in instantiation, where OUT, IN1 and IN2 are wires.
  - and and\_inst\_1(OUT, IN1, IN2);
  - not not\_inst\_1(OUT,IN1);

2

### Example – Half adder



#### half adder.v

```
module half_adder(Y,C,A,B);
input A, B;
output Y,C;


xor inst1(Y, A, B);
and inst2(C, A, B);
endmodule
```


#### half\_adder\_tb.v


## Project III – Let's start it !!!

- Create a new project project\_03 in ModelSim.
- Add all the existing code from project 2.
  - We'll replace part of the behavioral model with gate level model.
- Add new source files for half adder.
  - half\_adder.v
  - half\_adder\_tb.v
- Compile the project and simulate half\_adder\_tb.
  - Observe the waveform and check if the behavior is correct.

4







CS147 - Lab 11

## **Gate Level Modeling**

Kaushik Patra (kaushik.patra@sjsu.edu)

8