
CS147 - Lab 05

Memory Modeling


Kaushik Patra (kaushik.patra@sjsu.edu)

1

Memory Modeling





- Reset on -ve edge of reset signal.
- Synchronous with +ve edge of clock.
- InOut style data 32-bit port .
- Read operation at read=1 and write=0
- Write operation at read=0 and write=1
- Data port 'data' goes to hiZ state for any other combination of read/write signal.




2

module MEMORY 64MB (DATA, READ, WRITE, ADDR, CLK, RST); | Parameter for the memory initialization file name | parameter mem init_file = "mem content_01.dat"; | ADDRESS INDEX LIMIT:0] ADDR; | input | RADA, WRITE, CLK, RST; | input | ("ADDRESS INDEX LIMIT:0] ADDR; | inout | ("ADTA INDEX LIMIT:0] DATA; | inout | ("ATA INDEX LIMIT:0] DATA; | endmodule







CS147 - Lab 05

Memory Modeling

Kaushik Patra (kaushik.patra@sjsu.edu)

7