
### CS147 - Lab 17

# **Gate Level Modeling**

Kaushik Patra (kaushik.patra@sjsu.edu)

1


## Implement Data Path




(\*) Please download the latest source files


File: data\_path.v


.







# Memory Wrapper Implementation ADDRESS DATA\_OUT ST Memory Wrapper DATA\_IN READ WRITE The proper implementation ADDRESS DATA\_OUT ST Memory Wrapper DATA\_IN READ WRITE File: memory.v 5







## System Implementation



(\*) Please download the latest source files

File: memory.v

9

CS147 - Lab 17

# **Gate Level Modeling**

Kaushik Patra (kaushik.patra@sjsu.edu)

10