
CS147 - Lab 15

Gate Level Modeling

Kaushik Patra (kaushik.patra@sjsu.edu)

1

Implement 1-bit SR-Latch





Truth Table

С	S	R	Q _T	Q _{T+1}	Q' _{T+1}
0	х	х	0	0	1
0	x	x	1	1	0
1	1	0	Х	1	0
1	0	1	Х	0	1
1	0	0	0	0	1
1	0	0	1	1	0
1	1	1	Х	1	1

File: logic.v

2






Truth Table

С	D	Q _T	Q _{T+1}	Q' _{T+1}
0	х	0	0	1
0	x	1	1	0
1	1	Х	1	0
1	0	Χ	0	1

File: logic.v

3


Implement 1-bit FlipFlop





С	D	Р	R	Q _t	Q _{t+1}
Х	Х	0	0	Х	?
Х	Х	0	1	Х	1
х	Х	1	0	Х	0
0	Х	1	1	0	0
0	Х	1	1	1	1
1	0	1	1	Х	0
1	1	1	1	Х	1

File: logic.v

4







CS147 - Lab 15

Gate Level Modeling

Kaushik Patra (kaushik.patra@sjsu.edu)

8