

CS147 - Lab 12


Gate Level Modeling

Kaushik Patra
(kaushik.patra@sjsu.edu)

1


Repeating structure at gate level

```
module NOR32(Y,A,B);  
  //output  
  output [31:0] Y;  
  //input  
  input [31:0] A;  
  input [31:0] B;  
  
  genvar i;  
  generate  
    for(i=0; i<32; i=i+1)  
      begin : nor32_gen_loop  
        nor_inst(Y[i], A[i], B[i]);  
      end  
  endgenerate  
endmodule
```



2


Implement a 1-bit 2x1 MUX



File : mux.v

3

Implement a 32-bit 2x1 MUX



File : mux.v

4

32-bit Unsigned Multiplier

Prototype

MCND – Multiplicand
MPLR – Multiplier
PROD - Product


Logic Circuit

File : mult.v

Logic Circuit

File : logic.v

Implement Signed Multiplication Circuit



7

CS147 - Lab 12

Gate Level Modeling

Kaushik Patra
(kaushik.patra@sjsu.edu)

8

