

# TETRIX

**Carlton Knox   Po Hao Chen   Basil Ng**

<https://github.com/carltonknox/TETRIX>

# Goal / Motivation

Tetris the puzzle video game classic that we all know and love. The player stacks a sequence of “tetrominoes” into a 10x20 grid.

**Goal**: We set out to re-implement the game logic on a 32 x 64 matrix with support for multiplayer.

**Motivation**: this challenge to work with the LED matrix and to do something cool with it.

**Applications**: Our design can be easily adapted to other display, controllable by the user, such as a digital clock, and more.



# Short Functionality

>> Player controls the blocks via keyboard PS2 input (Po Hao & Basil & Carlton)

>> Input goes into the game logic


>> Tetris Game Logic (Basil & Po Hao & Carlton)

>> Falling Block FSMs (Carlton & Basil)

>> FPGA outputs Tetris graphics (Arduino/Matrix or VGA)

>> Game Ends When Fall Fails (Carlton)

(Po Hao & Basil)



# Short Specification

1. Reduce high clock frequency of falling blocks (11~12 ns delay),

**Solution:** Divide the clock to increase the allowed delay. (20 ns)

2. UART controller (Graphix\_printer) (> 20ns)

**Solution:** Divide the clock twice to increase the allowed delay. (40 ns)

# Detailed Functionality: Tetris FSM

S\_INIT = 0, S\_FALL = 1, S\_SET = 2, S\_BREAK = 3, S\_OVER=4;

S\_INIT: sets block at top of the screen

S\_FALL:      1. falls block until it reaches the bottom (or a different block)

                 2. NO\_INPUT = 4'b0000, RIGHT = 4'b0001, LEFT = 4'b1000, INSTA\_FALL = 4'b0100, FAST\_FALL = 4'b0010, ROTATE\_RIGHT = 4'b0011, ROTATE\_LEFT = 4'b1100;


S\_SET:        1. once collision is detected, set the block in place

                 2. This state also checks if the block hits to top boundary (to S\_OVER)


S\_BREAK: shifts out all filled line, and replace to with zero on top

S\_OVER: ends game

# Top-level Block Diagram




# Tetris Block Diagram



# Tetromino


rot  
Tetronimo\_type



```

always@(*)
case(tetronimo_type)
0: begin//Cyan line
case(rot)
0: begin
block0[8:5] = X;    block0[4:0] = Y-1;
block1[8:5] = X+1;  block1[4:0] = Y-1;
block2[8:5] = X+2;  block2[4:0] = Y-1;
block3[8:5] = X+3;  block3[4:0] = Y-1;
end
1: begin
block0[8:5] = X+2;  block0[4:0] = Y;
block1[8:5] = X+2;  block1[4:0] = Y-1;
block2[8:5] = X+2;  block2[4:0] = Y-2;
block3[8:5] = X+2;  block3[4:0] = Y-3;
end
2: begin


```





# FPGA->UART->Arduino->RGB Matrix

- Arduino
  - Receive 4 bytes via UART, corresponding to game, x,y, and color.
  - Program one pixel at a time
- Graphix\_printer module (FPGA)
  - State machine to print out one pixel at a time over UART
  - Original implementation: Send all 800 pixels each loop
    - too much data flooded serial bus
  - “Optimized” algorithm: only send pixels that need to be updated
    - Greatly reduced frequency of print,
    - However, resulted in some “trailing” and unprinted pixels



```

always @(posedge clock) begin
    if(reset) begin
        {g,j,k}=0;
        send=0;
        state=0;
        nstate = 1;
    end
    else begin
        case(state)
            0: begin//print/wait state
                if(ready & send) begin
                    send<=0;
                    state<=nstate;
                end
                else send<=1;
            end
            1: begin//set g state

                data<=g_out+48;
                nstate<=2;
                old_G[g*200 + j+ k*10]<=G[g*200 + j+ k*10];
                if(G[g*200 + j+ k*10]==old_G[g*200 + j+ k*10]) begin
                    if(j==9) begin
                        j<=0;
                        if(k==19) begin
                            k<=0;
                            g<=g+1;
                        end
                        else k<=k+1;
                    end
                    else j<=j+1;
                    state<=1;
                end
            end
            else begin

                nstate<=2;
                state<=0;
            end
        end
        2: begin//set j state
            data<=j_out+48;
            nstate<=3;
            state<=0;
        end
    end
end
endmodule

```

```

end
3: begin //set k state
    data<=k_out+48;
    nstate<=4;
    state<=0;
end

4: begin//set color output state
    nstate<=5;
    state<=0;
    data<=CG[g*1600 + (j+k*10)*8 +:8]+48;
end

5: begin//newline
    nstate<=1;
    state<=0;
    data<=10;//newline in ascii


    //assuming this is the last state, lets increment gjk
    if(j==9) begin
        j<=0;
        if(k==19) begin
            k<=0;
            g<=g+1;
        end
        else k<=k+1;
    end
    else j<=j+1;
end

endcase
end
endmodule


```

# FPGA->VGA

- Much easier



Success



# Success


1. Functional basic game logic
  - a. Slow fall does not lock block: solved
2. Functional controller
  - a. Instant left right error: solved
3. Mostly functional VGA Display
  - a. Oscillations (will talk about later)



# Failure (Oscillation)



How it's supposed to be



Oscillation



# On the RGB Matrix



Leftmost panel: artifacts left behind the trail

Right panels: supposed to be unplugged -> all should be red but only some pixels are red

Thank You