


ECO NO.		REV	REVISION BLOCK		APPROVED	
			DESCRIPTION		DATE	HW ENG NP/E
EA619856		A0	INITIAL RELEASE PER ECO NO.		11/14/24	DH KH

NOTES: UNLESS OTHERWISE SPECIFIED


1. ASSEMBLY WORKMANSHIP TO MEET OR EXCEED LATEST REVISION OF IPC-A-610 CLASS 2.
2. AREA ARRAY PACKAGE SOLDER JOINT Voids TO MEET OR EXCEED LATEST REVISION OF IPC-7095, CLASS 2.
3. THIS ASSEMBLY DRAWING SHOWS ALL COMPONENT LOCATIONS FOR ALL BOARD STUFF OPTIONS. REFER TO SPECIFIC BILL OF MATERIALS FOR COMPONENTS USED AND SCHEMATIC.
4. REFER TO MANUFACTURING ASSEMBLY PROCEDURES (MAP's) LISTED ON THE BILL OF MATERIALS.
5. SQUARE PADS INDICATE PIN NUMBER 1 THRU HOLE COMPONENTS. POSITIVE TERMINALS OF POLARIZED CAPACITORS, CATHODES OF DIODES AND EMITTERS OF TRANSISTORS.
6. TRIM ALL THRU HOLE COMPONENT LEADS TO .085" MAXIMUM LENGTH FROM THE LEAD PROTRUSION SIDE OF THE PCB.
7. AFFIX COMBINE SN & ASSY LABEL IN DESIGNATED AREA AS SHOWN. DUPLICATE THE MAINBOARD S/N & ASSEMBLY LABEL HERE ON BREAKAWAY COUPON FOR TRACKING PURPOSE.
8. DESIGNATED AREA FOR INSPECTION AND TEST STAMPS.
9. THIS DESIGN USES FINE PITCH PARTS ON PRIMARY AND SECONDARY SIDE. ASSEMBLY VENDORS MUST USE NANO COATED STENCILS TO IMPROVE THE SOLDERPASTE PRINTING AND ASSEMBLY QUALITY.



PRIMARY SIDE

© 2024 Cisco Systems, Inc.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.		THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF CISCO SYSTEMS. THIS DRAWING IS CONFIDENTIAL AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT PRIOR WRITTEN CONSENT OF CISCO SYSTEMS.		Cisco Systems, Inc. 170 West Tasman Drive San Jose, CA 95134 U.S.A.	
TOLERANCES: .XX +/- 0.01 .XXX +/- 0.005 ANGLES: +/- 5°		APPROVALS	DATE	TITLE PCADWG	
MATERIAL: N/A		ECAD:LFERRARO	11/14/24	BB4, FC, PFG8000, NG-M	
FINISH: N/A		EENG:DEBASIBH	11/14/24		
		NP/E:KENNHO	11/14/24		
THIRD ANGLE PROJECTION				SIZE DWG NO. E 60-105586-03	REV A0
				SCALE : NONE	SHEET 1 OF 2



SECONDARY SIDE