REVISION BLOCK				APPROVED	
ECO NO.	REV	DESCRIPTION	DATE	HW ENG	NPIE
EA591097	A0	PRODUCTION RELEASE	10/22/21	HF	JN

NOTES: UNLESS OTHERWISE SPECIFIED

FOR RF ASSEMBLIES COMPONENT ALIGNMENT REQUIREMENTS ARE MORE STRINGENT THAN IPC-A-610, CLASS 2 (SEE SECTION 22.4.2.1 AND SEE SECTION 22.4.4)

1. ASSEMBLY WORKMANSHIP TO MEET OR EXCEED LATEST REVISION OF IPC-A-610 CLASS 2.
2. AREA ARRAY PACKAGE SOLDER JOINT VOIDS TO MEET OR EXCEED LATEST REVISION OF IPC-7095, CLASS 2.
3. THIS ASSEMBLY DRAWING SHOWS ALL COMPONENT LOCATIONS FOR ALL BOARD STUFF OPTIONS. REFER TO SPECIFIC BILL OF MATERIALS FOR COMPONENTS USED AND SCHEMATIC.
4. REFER TO MANUFACTURING ASSEMBLY PROCEDURES (MAPs) LISTED ON THE BILL OF MATERIALS.
5. SQUARE PADS INDICATE PIN NUMBER 1 THRU HOLE COMPONENTS. POSITIVE TERMINALS OF POLORIZED CAPACITORS, CATHODES OF DIODES AND EMITTERS OF TRANSISTORS.
6. TRIM ALL THRU HOLE COMPONENT LEADS TO .085" MAXIMUM LENGTH FROM THE LEAD PROTRUSION SIDE OF THE PCB.

7. AFFIX COMBINATION SERIAL NUMBER LABEL AND MARK BILL OF MATERIALS ASSEMBLY NUMBER AND REVISION IN AREA SHOWN. REFER TO CISCO SPECIFICATION 701806-0000. DO NOT USE THE PART NUMBER AND REVISION FROM THIS DRAWING.

8. DESIGNATED AREA FOR INSPECTION AND TEST STAMPS.

9. AFFIX CISCO AUTHENTICATION LABEL.



PRIMARY SIDE

© 2021 Cisco Systems, Inc.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.
TOLERANCES:
.XX +/- 0.01
.XXX +/- 0.005
ANGLES: +/- 5°

MATERIAL: N/A

FINISH: N/A

THIRD ANGLE PROJECTION

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF CISCO SYSTEMS. THIS DRAWING IS CONFIDENTIAL AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT PRIOR WRITTEN CONSENT OF CISCO SYSTEMS.

APPROVALS	DATE
ECAD:PCERBONE	10/22/21
EENG:HFIFIC	10/22/21
NPIE:JENNNGUY	10/22/21

Cisco Systems, Inc.
170 West Tasman Drive
San Jose, CA 95134
U.S.A.

TITLE PCADWG
TUFNELL PARK LOW

SIZE E | DWG NO. 60-104197-04 | REV A0

SCALE : NONE | SHEET 1 OF 2

ART FILM - ASY01



SECONDARY SIDE

SIZE	DWG NO.	REV
E	60-104197-04	A0
SCALE : NONE		SHEET 2 OF 2

ART FILM - ASY02