


ECO NO.		REV	DESCRIPTION		DATE	HW ENG	NPIE
KAS86054		A0	INITIAL RELEASE PER ECO NO.		01/21/21	AG	NK

- NOTES: UNLESS OTHERWISE SPECIFIED
1. ASSEMBLY WORKMANSHIP TO MEET OR EXCEED LATEST REVISION OF IPC-A-610 CLASS 2.
 2. AREA ARRAY PACKAGE SOLDER JOINT Voids TO MEET OR EXCEED LATEST REVISION OF IPC-7095, CLASS 2.
 3. THIS ASSEMBLY DRAWING SHOWS ALL COMPONENT LOCATIONS FOR ALL BOARD STUFF OPTIONS. REFER TO SPECIFIC BILL OF MATERIALS FOR COMPONENTS USED AND SCHEMATIC.
 4. REFER TO MANUFACTURING ASSEMBLY PROCEDURES (MAPs) LISTED ON THE BILL OF MATERIALS.
 5. SQUARE PADS INDICATE PIN NUMBER 1 THRU HOLE COMPONENTS. POSITIVE TERMINALS OF POLARIZED CAPACITORS, CATHODES OF DIODES AND EMITTERS OF TRANSISTORS.
 6. TRIM ALL THRU HOLE COMPONENT LEADS TO .085" MAXIMUM LENGTH FROM THE LEAD PROTRUSION SIDE OF THE PCB.
 7. AFFIX COMBINATION SERIAL AND PART NUMBER LABEL IN DESIGNATED AREA AS SHOWN. REFER TO CISCO SPECIFICATION 701806-000.
 8. DESIGNATED AREA FOR INSPECTION AND TEST STAMPS.
 9. AFFIX AUTHENTICATION LABEL IN AREA SHOWN.



TOP (PRIMARY) SIDE

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.

TOLERANCES:
.XX +/- 0.01
.XXX +/- 0.005
ANGLES: +/- 5°

MATERIAL: N/A

FINISH: N/A

THIRD ANGLE PROJECTION

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF CISCO SYSTEMS. THIS DRAWING IS CONFIDENTIAL AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT PRIOR WRITTEN CONSENT OF CISCO SYSTEMS.

APPROVALS	DATE
ECAD: JMYNK	01/21/21
EENG: GARZAGA	01/21/21
NPIE: NIVKAHN	01/21/21

© 2021 Cisco Systems, Inc.
Cisco Systems, Inc.
170 West Tasman Drive
San Jose, CA 95134
U.S.A.


CISCO

TITLE
PCADWG,
HARTLEY48-CR2 PRIME,
48x5G,UPOE

SIZE DWG NO. 60-104254-02
E
SCALE : NONE

REV
A0

SHEET 1 OF 2



BOTTOM (SECONDARY) SIDE

SIZE E	DWG NO. 60-104254-02	REV A0
SCALE : NONE		SHEET 2 OF 2