

The compensation capacitor should be a solid or "polymer" electrolytic type such as the Panasonic ZA hybrid series to preserve stable ESR overtemperature. Conventional, or "wet", Table 5. CELLSO and CELLS1 Pin Mapping to Series Cell Count CELLS1 CELLS0 INTVcc INTVcc electrolytic capacitors should be avoided as INTV_{CC} VCC2P5 their ESR increases dramatically at low temperature. INTV_{CC} GND VCC2P5 INTV_{CC} VCC2P5 VCC2P5 VIN_MPPT1D VCC2P5 GND GND INTV_{CC} GND VCC2P5 C? \rightarrow 150urGND A 22nF multi-layer ceramic capacitor is required from SW to BOOST. Figure 5 shows an example of a proper Kelvin connection to the current sense resistors. U? GND LTC4162EUFD-L41#PBF +3.3V DVCC RQ3G100GNTB VCC2P5 VCC2P5 INTVCC RQ3G100GNTB INTVCC Figure 5. Kelvin Current Sensing with an 0805 Resistor. SOURCE_1 VOUT VOUT DVOUT_MPPT1 6 DRAIN_2 SOURCE_2 VOUTA __ C? DRAIN_3 SOURCE_3 MN1: FDMC8327L 10uF DRAIN_4 GATE MN2: 2N7002 2N7002 INFET BATFET R1: NTCS0402E3103FLT DRAIN_5 1 C? 22nF BOOST L1: XAL5030-472MEC GND VOUT CLN R? 10m CSP SMBALERT_MPPT1 <-SMBALERT CSN 10m SCL_MPPT1D 13 -□BATSENS+_MPPT1 14 SDA_MPPT1♦ SDA BATSENS+ R? +L c? **-** C? 10k 150uF 10uF 16 SYNC NTCBIAS 100k GND 17 CELLS0 NTC Power Path Controller R? 18 CELLS1 GND The LTC4162 features input and output N-channel MOS-100k FET charge pump gate drivers. These drivers make up a dual unidirectional power path system that allows power to be delivered to the system load by either the input JP? 29 AGND Conn_02x02_0dd_Even supply or the battery, whichever is greater. Jumper_3_Open R? 24 PGND 23 PGND ⁸√ TH? R? 10k **∤**10k GND \Diamond GND Author: Carlos Martinez Mora e-mail: carmamo.95@gmail.com Sheet: /MPPT DC-DC/ File: MPPT.kicad_sch Title: EPS Schematics


Date: 2023-04-08

KiCad E.D.A. kicad 6.0.11-2627ca5db0~126~ubuntu20.04.1

Rev: v0.0.2

ld: 3/12

Size: A4



Layout Consideration

Follow the PCB layout guidelines for optimal performance of RT8258.

- Keep the traces of the main current paths as short and wide as possible.
- Put the input capacitor as close as possible to the device pins (VIN and GND).
- PHASE node is with high frequency voltage swing and should be kept at small area. Keep sensitive components away from the PHASE node to prevent stray capacitive noise pick-up.
- Place the feedback components to the FB pin as close as possible.
- Connect the GND to a ground plane for noise reduction and thermal dissipation.





Figure 4. PCB Layout Guide

10.2 Layout Example


TPS2789 MDOC

TPS2789 M

Figure 23. Layout Example



Ground Pin. This pin should be connected to the (-) terminal of the output capacitor and it should be kept away from the D1 and input capacitor for noise prevention.



Author: Carlos Martinez Mora e-mail: carmamo.95@gmail.com

Sheet: /Power/ File: Power.kicad_sch

Title: EPS Schematics

 Size: A4
 Date: 2023-04-08
 Rev: v0.0.2

 KiCad E.D.A. kicad 6.0.11-2627ca5db0-126-ubuntu20.04.1
 Id: 5/12

