

- All paths are relative to netfpgaw.x-y.z/lib/verilog/
- All modules in this design are interchangeable with other modules in the same category.
- For example, to turn this design into a switch, we use the module under output_port_lookup/learning_cam_switch. To turn this design into a router, we use the module under output_port_lookup/cam_router.
- The input arbiter is under *input_arbiter/rr_input_arbiter*. The output queues is under *output_queues/sram_rr_output_queues*. The design and sources are structured this way to allow easy reuse between designs and to allow generating designs that differ slightly easily.
- The list of library modules used by this design are in *projects/project_name/include/lib_modules.txt*. This file is parsed for simulation and synthesis to select the sources used in compilation.
- The numbers on the arrows going into and out of the user_data_path are the port numbers used to connect the user data path to io queues (io queues/ethernet mac and io queues/cpu dma queue)

nf2_top.v (nf2/reference_top)





