CSED311 Computer Architecture – Lecture 6 Multi-Cycle CPU

Eunhyeok Park

Department of Computer Science and Engineering POSTECH


Disclaimer: Slides developed in part by Profs. Austin, Brehob, Falsafi, Hill, Hoe, Lipasti, Martin, Roth, Shen, Smith, Sohi, Tyson, Vijaykumar, and Wenisch @ Carnegie Mellon University, University of Michigan, Purdue University, University of Pennsylvania, University of Wisconsin and POSTECH.



Single-Cycle Implementation


 Matches naturally with the <u>sequential</u> and <u>atomic</u> semantics inherent to most ISAs

- Instantiate programmer-visible state one-for-one
- Map instructions to a combinational next-state logic



- But, this is too inefficient
 - All instructions run <u>as slow as the slowest instruction</u> (why?)
 - Must provide the worst-case combinational resource in parallel as required by any instruction
- Not necessarily the simplest way to implement an ISA
 - Gets much worse for a CISC ISA (e.g., polyf?)

Single-Cycle Implementation



Single-Cycle Datapath Analysis

Assume

— Memory units (read or write): 200 ps (=0.2 nano-sec)

— ALU (add op) : 100 ps

Register file (read or write): 50 ps

Other combinational logic: 0 ps

What's the shortest clock period possible for this implementation?


Steps	IF	ID	EX	MEM	WB	Dolay	
Resources	mem	RF	ALU	mem	RF	Delay	
R-type	200	50	100		50	400	
I-type(Arith.)	200	50	100		50	400	
LD	200	50	100	200	50	600	
SD	200	50	100	200		550	
Вхх	200	50	100			350	
JAL	200		100		50	350	
JALR	200	50	100		50	400	

Multi-Cycle Implementation: Ver 1.0


- Let's make each instruction type take only as much time as it needs
- Idea
 - Run a 50ps clock
 - Let each instruction type take as many clock cycles as needed
 - Programmer-visible state (PVS) only updates at the end of an instruction's cycle-sequence
 - Controlled by "PVSWriteEn" signal (see next slide)
 - No changes in the architectural state when PVSWriteEn==0
 - An instruction's effect is still purely combinational from PVS (program visible state) to PVS

Single-Cycle vs. Multi-Cycle CPU

Single-cycle CPU



Multi-Cycle Datapath: Ver 1.0




Sequential Control: Ver 1.0

Assumptions (from slide 4):

- Memory (R/W): 200 ps

- ALU: 100 ps

- Register file (R/W): 50 ps



What about the rest of the control signals?

Performance Analysis

■ Iron law:

$$T_{\text{wall-clock}} = (\text{instrs/program}) \times (\text{cycles/instr}) \times (\text{time/cycle})$$

$$CPI \qquad T_{clk}$$

- "# of instructions" is fixed for given ISA, compiler, and application
 - → Then, we can simply compare

$$T_{avg-inst} = CPI \times T_{clk}$$


or

Performance Analysis

- Our assumption: clock period is 600ps for single-cycle CPU, 50ps for multi-cycle CPU
 (1 clock == 12 μclock)
- Single-cycle implementation (MIPS = IPC \times f_{clk})
 - \rightarrow 1 × 1,667MHz = 1667 MIPS
- Multi-cycle implementation
 - \rightarrow IPC_{avg} × 20,000 MHz but what is average IPC?
 - Assume: 25% LD, 10% SD, 45% ALU, 15% Bxx, 3% JAL and 2% JALR
 - Weighted arithmetic mean (WAM) of CPI
 - $-0.25 \times 12 + 0.1 \times 11 + 0.45 \times 8 + 0.15 \times 7 + 0.03 \times 7 + 0.02 \times 8 = 9.12$
 - Weighted harmonic mean (WHM) of IPC = $1/CPI \approx 0.1096$
 - → IPC_{avg} × 20,000 MHz = 2193 MIPS → 2193/1667 = 31.6% speedup!!


Reducing Datapath by Resource Reuse

How to reuse the same adder for all additions in the same instruction?



Reducing Datapath (ALU) by Sequential Reuse


But, must create timing difference to avoid ALU resource conflict (i.e., use the ALU in different cycles)



Instruction Register (IR)

--> Keep the instruction after reading it once from memory

Removing Redundancies




We can also use single memory by creating **timing differences** with proper controls (It is also possible to even reduce to a single register read-write port)

Control Points

Needs to give different control signal values in different cycles while executing an instruction.

This can be implemented using a microsequencer (later slide).



New Sequential Control Signals (Single-bit)

	When De-asserted	When Asserted		
ALUSrcA	1 st ALU input from PC	1 st ALU input from 1 st RF read port (latched in A)		
IorD	PC supplies instruction address	ALUOut supplies data address		
IRWrite IR latching disabled		IR latching enabled		
PCSource	next PC from ALU	next PC from ALUOut		
PCWrite	no effect	PC latching enabled unconditionally		
PCWriteNotCond	no effect	PC latching enabled only if branch condition is NOT satisfied		

When both PCWrite and PCWriteNotCond are de-asserted, PC latching is disabled

New Sequential Control Signals (Multi-bit)

Signal		Effect			
	00	2 nd ALU input from 2 nd RF read port (latched in B)			
ALUC#0D[1.0]	01	2 nd ALU input is 4 (for PC increment)			
ALUSrcB[1:0]	10	2 nd ALU input is output from the immediate value generation logic			
	11	(unused)			

Old Control Signals (similar to single-cycle CPU)

	When De-asserted	When Asserted		
RegWrite	RF write disabled	RF write enabled		
MemRead	Memory read disabled	Memory read port return load value		
MemWrite	Memory write disabled	Memory write enabled		
MemtoReg	Steer ALU result (latched in ALUOut) to RF write port	Steer memory load result (latched in MDR) to RF write port		

Synchronous Register Transfers

- Synchronous states with latch enabled by control
 - PC, IR, A, B, ALUOut, MDR, MEM, RF
- Now we can enumerate all possible combinational "Register Transfers" in the datapath! (whether they will be used or not)
- For example, starting from PC
 - PC \leftarrow PC + 4
 - PC ← PC + immediate(IR)
 - PC \leftarrow A + immediate(IR)
 - PC ← ALUOut
 - IR \leftarrow MEM[PC]
 - $A \leftarrow RF[rs1(IR)]$
 - B \leftarrow RF[rs2(IR)]

- ALUOut \leftarrow A + B
- ALUOut ← A + immediate(IR)
- ALUOut ← PC + 4
- ALUOut ← PC + B
- MDR ← MEM[ALUOut]
- MEM[ALUOut] ← B
- RF[rd(IR)] \leftarrow ALUOut
- RF[rd(IR)] \leftarrow MDR

RT Sequencing: R-Type ALU

- IF
 - IR \leftarrow MEM[PC]
- ID
 - $-A \leftarrow RF[rs1(IR)]$
 - B \leftarrow RF[rs2(IR)]
- EX
 - ALUOut \leftarrow A + B
- MEM
- WB
 - RF[rd(IR)] \leftarrow ALUOut
 - PC ← PC+4


- **♦** Semantics
 - $GPR[rd] \leftarrow GPR[rs1] + GPR[rs2]$
 - PC ← PC + 4

RT Datapath Conflicts

```
PC ← PC+4
                                                    RF[ rd(IR) ] ← ALUOut
                PC \leftarrow PC + imm(IR)
                                                                            RF[rd(IR)] \leftarrow MDR
 PC \leftarrow A + imm(IR)
                 IR \leftarrow MEM[PC]
                                                         ALUOut \leftarrow A + imm(IR)
 A \leftarrow RF[rs2(IR)]
                                                                        ALUOut \leftarrow A + B
B \leftarrow RF[rs2(IR)]
                                                      ALUOut ← PC + 4
          MEM[ ALUOut ] ← B
                                            MDR ← MEM[ ALUOut ]
```

Can utilize each resource only once per control step (cycle)

RT Datapath Conflicts



Can utilize each resource only once per control step (cycle)

RT Sequencing: R-Type ALU

```
IF
step 1
   - IR \leftarrow MEM[PC]
       A \leftarrow RF[Ts1(UR)]
                                                                          step 2
       B \leftarrow RF[rs2(IR)]
   — ALUOut ← A + B
                                                                          step 3
   MEM
   WB
   — RF[ rd(IR) ] 

✓ ALUOut
                                                                          step 4
   - PC \leftarrow PC+4
```

RT Sequencing: LD

- IF
 - IR \leftarrow MEM[PC]
- ID
 - $A \leftarrow RF[rs1(IR)]$
- EX
 - ALUOut ← A + imm_{I-type} (IR)
- MEM
 - MDR ← MEM[ALUOut]
- WB
 - RF[rd(IR)] ← MDR
 - PC ← PC+4

♦ Semantics:

- byte_addr₃₂ = sign-extend(offset₁₂) + GPR[base]
- GPR[rd] ← MEM₃₂ [byte_addr₃₂]
- PC ← PC + 4


Combined RT Sequencing

	R-Type	LD	SD	Вхх	JAL	JALR
common	sta					
ion steps			$A \leftarrow RF[rs]$ $B \leftarrow RF[rs]$	2(IR)]		next
ps				se		
opcode de	ALUOut ← A+B		ALUOut ← A+imm(IR)	ode cond? (A, B) if (!cond) { PC←ALUOut } xt (if !cond)	PC ← PC+imm(IR) oto	RF[rd(IR)] ← ALUOut to PC ← A+imm(IR) goto art star
dependent	RF[rd(IR)] ← ALUOut PC ← PC+4 go		MEM[ALUOut] ← B PC ← PC+4 got	PC ← PC+imm(IR) 0 go	to	
steps		RF[rd(IR)] ← MDR PC ← PC+4 star				

RTs in each state corresponds to some setting of the control signals

MicroSequencer: Ver 1.0

■ ROM as a combinational logic lookup table to make FSM



- ** ROM size grows as O(m) as the number of outputs (row width)
- ** ROM size grows as O(2ⁿ) as the number of inputs (number of rows)
- → This includes a lot of Invalid inputs! (e.g., "MEMx" state for all instructions other than load/store, unused opcode values)

Microcoding: Ver 1.0

~2^(opcode field's bit width)


~2^(state	
register's	•
bit width)	

State	Control	Conditional targets						
label	flow	R/I-type	LD	SD	Вхх	JALR	JAL	
IF ₁	next	-	-	-	-	-	-	
IF ₂	next	-	-	-	-	1	-	
IF ₃	next	-	1	-	1	1	-	
IF ₄	go to	ID	ID	ID	ID	D	EX ₁	
ID	next	-	1	-	1	1		
EX ₁	next	-	-	-	-	1	-	
EX ₂	go to	WB	MEM ₁	MEM ₁	IF ₁	WB	WB	
MEM_1	next		1	-				
MEM ₂	next		1	-				
MEM ₃	next		1	-				
MEM_4	go to		WB	IF ₁				
WB	go to	IF ₁	IF ₁			IF ₁	IF ₁	
CPI		8	12	11	7	8	7	


Each cell corresponds to a row in the ROM. Note the redundant or unused cells.

Micro-code controller – A Better Way

- A small processor for sequencing and control purpose
 - Control states are like μ PC (mostly just incremented by one)
 - μ PC indexed into a μ program ROM to select a μ instruction
 - Fields in the μ instruction maps to control signals
 - Well-formed control-flow architecture
- Large instruction set for CISC machines can be built efficiently this way!
 - Using μISAs for CISC machines inspired RISC ISA




Horizontal Microcode



Control Store: $2^n \times m$ bit (not including sequencing)

Vertical Microcode



Microcoding for CISC

- \blacksquare Can we extend the μ controller and datapath?
 - To support a new instruction I haven't thought of yet
 - To support a complex instruction, e.g., polyf
- Yes, and probably more
 - If I can sequence an arbitrary RISC instruction, then I can sequence an arbitrary "RISC program" as a μ program sequence
 - Will need some μ ISA state (e.g., loop counters) for more elaborate μ programs
 - More elaborate μISA features also make life easier
- µcoding allows very simple datapath to do very powerful computation
 - A datapath as simple as a Turing machine is universal
 - μcode enables a minimal datapath to emulate any ISA you like (possibly with a very large slow down)

Nanocode and Millicode

Millicode


- A level above μcode
- ISA-level subroutines hardcoded into a ROM that can be called by the μ controller to handle really complicated operations e.g., To add polyf to MIPS ISA, one may code up polyf as a software routine that is called by the
 - μ controller when the polyf **opcode** is decoded \rightarrow "Instruction emulation"

Nanocode

- Another level **below** μ code
- μ programmed control for sub-systems (e.g., a complicated floating-point module) that acts as a slave in a μ controlled datapath
- e.g., The polyf sequence may be generated by a separate nanocontroller in the FPU
 more-fine grained coding
- In both cases, we don't complicate the µcontroller for polyf support

Nanocode Example

a "µcoded" processor implementation



Now you know how to design a microcode-based multi-cycle CPU!

Questions?

Announcements

- Reading: P&H (RISC-V ed.) Ch 4.5-4.6