# CSED311 Computer Architecture – Lecture 9 Pipelined CPU – Control Hazard

### Eunhyeok Park

Department of Computer Science and Engineering POSTECH

Disclaimer: Slides developed in part by Profs. Austin, Brehob, Falsafi, Hill, Hoe, Lipasti, Martin, Roth, Shen, Smith, Sohi, Tyson, Vijaykumar, and Wenisch @ Carnegie Mellon University, University of Michigan, Purdue University, University of Pennsylvania, University of Wisconsin and POSTECH.



### Review: <u>Data</u> Dependence

#### Data dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_5 \leftarrow r_3 \text{ op } r_4$ 

Read-after-Write (RAW)

Instruction must wait for all required input operands

### Anti-dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
  
 $r_1 \leftarrow r_4 \text{ op } r_5$ 

Write-after-Read (WAR)

Later write must not affect a still-pending earlier read


### Output-dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
 $r_5 \leftarrow r_3 \text{ op } r_4$ 
 $r_3 \leftarrow r_6 \text{ op } r_7$ 

Write-after-Write (WAW)


Earlier write must not affect an already-finished later write

### **Programmer Visible State**



#### **Memory**

Array of storage locations indexed by an address



#### Registers

- Given special names in the ISA (as opposed to addresses)
- General vs. special purpose

Last lecture: data hazard (through registers)

**Program Counter** (32b~64b)

: Memory address of the current instruction


This lecture: control hazard (through PC)

Instructions (and programs) specify how to transform the values of programmer visible state

### **Review: Control Flow Instructions**

- A basic block is a sequence of instructions with
  - No embedded branches (except at end)
  - No branch targets (except at beginning)

■ Control flow instructions: Bxx, JAL, and JALR



### **Instruction Ordering/Dependencies**


<b>Loads</b> Load Byte	I	LB	rd,rs1,imm
Load Halfword	Ι	LH	rd,rs1,imm
Load Word	I	ΓM	rd,rs1,imm
Load Byte Unsigned	I	LBU	rd,rs1,imm
Load Half Unsigned	I	LHU	rd,rs1,imm
<b>Stores</b> Store Byte	S	SB	rs1,rs2,imm
Store Halfword	S	SH	rs1,rs2,imm
Store Word	S	SW	rs1,rs2,imm
Shifts Shift Left	R	SLL	rd,rs1,rs2
Shift Left Immediate	Ι	SLLI	rd,rs1,shamt
Shift Right	R	SRL	rd,rs1,rs2
Shift Right Immediate	Ι	SRLI	rd,rs1,shamt
Shift Right Arithmetic	R	SRA	rd,rs1,rs2
Shift Right Arith Imm	I	SRAI	rd,rs1,shamt
<b>Arithmetic</b> ADD	R	ADD	rd,rs1,rs2
ADD Immediate	I	ADDI	rd,rs1,imm
SUBtract	R	SUB	rd,rs1,rs2
Load Upper Imm	U	LUI	rd,imm
Add Upper Imm to PC	J	AUIPC	rd,imm
<b>Logical</b> XOR	R	XOR	rd,rs1,rs2
XOR Immediate	I	XORI	rd,rs1,imm
OR	R	OR	rd,rs1,rs2
OR Immediate	I	ORI	rd,rs1,imm
AND	R	AND	rd,rs1,rs2
AND Immediate	I	ANDI	rd,rs1,imm
Compare Set <	R	SLT	rd,rs1,rs2
Set < Immediate	I	SLTI	rd,rs1,imm
Set < Unsigned	R	SLTU	rd,rs1,rs2
Set < Imm Unsigned	Ι	SLTIU	rd,rs1,imm

Buomah aa	Dua u ala	CD	220	1 0 '	17 PC dependent on
Branches	Branch =		BEQ	rs1,rs2,imm	<b>├</b>
	Branch ≠		BNE	rs1,rs2,imm	branch condition
	Branch <	SB	BLT	rs1,rs2,imm	Diancii condition
	Branch ≥	SB	BGE	rs1,rs2,imm	(PC=PC+4 or PC=PC+imm)
Branch	< Unsigned	SB	BLTU	rs1,rs2,imm	
Branch	≥ Unsigned	SB	BGEU	rs1,rs2,imm	J
Jump & Lir	ık J&L	UJ	JAL	rd,imm	l→ PC=PC+imm
Jump & Li	nk Register	UJ	JALR	rd,rs1,imm	
					→ PC=GPR[rs1]+imm

- Control Dependence
  - All instructions are dependent by control flow
  - Every instruction uses and sets the PC

In other words, control dependence is **data dependence** on the PC

# **Review: Pipelined CPU**




### "PC" Hazard Analysis

Don't confuse this with the earlier "data hazard" table which was about the operands!


	R/I-Type	LW	SW	Вхх	JAL	JALR
IF	use	use	use	use	use	use
ID	produce	produce	produce			
EX						
MEM				produce	produce	produce
WB						


- All instructions read and modify PC
- PC hazard distance is at least 1 why?


What's the next PC value?





Now, what's the next PC value?















### Performance reduced to 1/2 even if there's no control-flow instructions!

Is there a way to avoid such performance loss?

**Observation**: non-control-flow instructions are executed more often than control-flow instructions (i.e., control flow instructions are only at the end of basic blocks)


# **Predicting Next PC**




### Simplest Branch Prediction: Next PC = PC+4

- Typically, Only ~20% of the instruction mix is control flow
- Out of the control flow instructions,
  - ~50% of "forward" control flow (i.e., if-then-else) is taken
  - ~90% of "backward" control flow (i.e., loop back) is taken
     Overall, typically ~70% taken and ~30% not taken [Lee and Smith, 1984]
- Rather than waiting for true-dependence on PC to resolve, just **guess** nextPC = PC+4 (i.e., predict not-taken) to keep fetching every cycle
- Expect "nextPC = PC+4" ~86% of the time, but what happens for the remaining 14%?
  What are the consequences of a wrong prediction?
  Performance? Correctness?


### **Control Speculation**




## **Recall the Pipelined CPU**



### **Control Speculation**




### **Control Speculation**



### **Pipeline Flush on Misprediction**

\*Flush: to discard instructions in a pipeline, usually due to an unexpected event.



### Performance Impact (PC+4 prediction)


- Correct guess → No penalty
- ~86% of the time
- Incorrect guess → 3 bubbles
- Assume
  - No data hazards
  - 20% are control flow instructions
  - 70% of control flow instructions are taken

Probability of a wrong guess


Penalty for a wrong guess

Can we reduce either of the two factors?


## **Reducing Misprediction Penalty**




### **Reducing Misprediction Penalty**



### **Reducing Misprediction Penalty Further**



# **Branch Resolved in ID Stage**



POSTECH

### Final PC Hazard Analysis

	R/I-Type	LW	SW	Вхх	JAL	JALR
IF	use (produce)	use (produce)	use (produce)	use	use	use
ID				produce	produce	5
EX						5
MEM						?
WB						?


- Hazard distance on a taken branch is 1
- Jump target for JAL calculated similar to Bxx
- Jump target for JALR still calculated at ? stage
- Hazard distance is greater in modern CPUs. Why?

### Final Data Hazard Analysis (with Forwarding)

	R/I-Type	LW	SW	Вхх	JAL	JALR
IF						
ID				use		
EX	use produce	use	use	use	produce	use produce
MEM		produce	(use)			
WB						

## **Next Lecture: Making Better Predictions**

**Current PC** Branch history



## **Question?**

#### **Announcements**

- Reading: P&H (RISC-V ed.) Ch 4.9