CSED311 Lab2: Single-Cycle CPU

Seung-taek Woo

wst9909@postech.ac.kr

Contact the TAs at cs311-2025ta@postech.ac.kr

Contents

- Assignments
  - Single-Cycle CPU (RV32I)
- Ripes simulator
- How to compile and run your own C program on Ripes and Verilog RTL

Assignments

Assignments

- Use Verilator
- Implement a **single-cycle RISC-V CPU** (RV32I)
  - Single-cycle CPU
    - Datapath
      - ALU
      - Register file
      - Mux
    - Control unit
      - Generate the control signals used in the datapath
- Your implementation of the CPU should process one instruction in a cycle

Assignments

- Skeleton code
  - top.v – Top module (Do not touch, also Makefile, tb_top.cpp, and student_tb)
  - opcodes.v – Opcodes of instructions you must implement(Do not touch)
  - Other modules (add more if you need)
    - cpu.v, instruction_memory.v, data_memory.v, register_file.v
- Testbench
  - **Simulation code**
    - tb_top.cpp
  - **Instruction codes** for Verilog RTL (.txt)
    - basic_ripes.txt, non-controlflow_mem.txt, loop_mem.txt
  - **Assembly codes** for Ripes (.asm) (will explain later)
    - basic_ripes.asm, non-controlflow_mem.asm, loop_mem.asm
- Makefile

Assignments

- RV32I instructions you should implement

imm[20|10:1|11|19:12]				rd	1101111	JAL
imm[11:0]		rs1	000	rd	1100111	JALR
imm[12|10:5]	rs2	rs1	000	imm[4:1|11]	1100011	BEQ
imm[12|10:5]	rs2	rs1	001	imm[4:1|11]	1100011	BNE
imm[12|10:5]	rs2	rs1	100	imm[4:1|11]	1100011	BLT
imm[12|10:5]	rs2	rs1	101	imm[4:1|11]	1100011	BGE
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
000000000000		00000	000	00000	1110011	ECALL

Assignments

- We are going to use the **ECALL** (environment call) instruction to halt the machine at the end of a program
  - Simulation ending condition
    - If instruction == **ECALL**
      - If GPR[x17] == 10
        - Set is_halted = 1 (Testbench will stop simulation when is_halted is 1)
      - Else
        - Consider **ECALL** as **NOP**
- Example of instructions exiting the program

```
58:        00f766b3        or x13 x14 x15
5c:        01c12083        lw x1 28 x2
60:        01812403        lw x8 24 x2
64:        02010113        addi x2 x2 32
68:        00a00893        addi x17 x0 10
6c:        00000073        ecall
```

Assignments

- For other instructions, refer to the RV32I manual
  - References:
    - See RISC-V specification (Vol. 1) provided for the lab
      - https://github.com/riscv/riscv-isa-manual/releases/tag/Ratified-IMAFDQC
    - https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html

Modularization

- **Modularize the main CPU structure**
  - Datapath
    - ALU
    - Register file
  - Control Unit
  - Etc.
    - MUX, adder, ..
- Keep one module in one Verilog file (Verilator issue)
- Match file name with module name (Verilator issue)
- You may modify the interfaces of some of the modules (except top.v, cpu.v)

Magic Memory

- In instruction_memory.v, data_memory.v
- It is **NOT a realistic model** of the main memory
  - In our lab, memory works like a register file, except that the memory is byte-addressable and accessed with memory address instead of register ID
  - Real memory devices are much slower than CPUs
  - However, **we assume there is a magic memory with very low latency for simplicity**

Initialize instruction memory

The number of instructions < MEM_DEPTH

```
fe010113
00812e23
02010413
00300793
fef42623
00200793
fef42423
fec42703
fe842783
02f707b3
fef42223
00000793
00078513
01c12403
02010113
00000073
```

```
always @(posedge clk) begin
  // Initialize instruction memory
  if (reset) begin
    for (i = 0; i < MEM_DEPTH; i = i + 1)
        mem[i] = 32'b0;
    // Provide path of the file including instructions with binary format
    $readmemh("                    ", mem);
    //for (i = 0; i < 50; i = i + 1)
      //$display("mem[%d] = %h \n", i, mem[i]);
  end
end
```

Module ‘instruction_memory’

Change the path to your .txt file

Evaluation Criteria (Source code)

- **Single-Cycle CPU**
  - The score will be calculated based on the **final register values (x1-x31)** of the Verilog RTL after testbenches for evaluation are executed (i.e., how many registers have the correct values)
    - Testbench will print final register values
    - You can check correct register values by running .asm file with Ripes
  - You are encouraged to run your own program on your Verilog RTL model

Evaluation Criteria (Report)

- You can write report in **Korean** or **English**
- Report should include (1) introduction, (2) design, (3) implementation, (4) discussion, and (5) conclusion

- **Key points:**
  - Single-cycle CPU design and implementation
  - Description of whether each module(RF, memory, PC, control unit, ..) is clock synchronous or asynchronous
  - Description of each stage in single-cycle CPU

Assignment Submission

- **Submit your assignment to PLMS with filename(ascending order of student ID):**
  - Lab2_{TeamID}_{StudentID1}_{StudentID2}.pdf
    - PDF file of your report
  - Lab2_{TeamID}_{StudentID1}_{StudentID2}.zip
    - Zip file of your source code (without testbench, tb_top.cpp, obj_dir, Makefile …)
      - Only .v Files!
    - One directory including all codes when unzipped

- **Due date**
  - Code: 2025. 3. 25 / 09:00
  - Report: 2025. 3. 25 / 18:00

Assignment Submission

- **If you wish to present a demo in the Lab-2b session, please submit it by March 18 9 a.m.**
  - 2025. 3. 18 / 09:00
  - **Code resubmitted after the demo will not be accepted.**



Lab 2 Single-cycle CPU (implementation) - 1st week (optional) submission

Lab 2 Single-cycle CPU (implementation)

1st week (optional) submission due date is **March 18th (Tuesday) 9 a.m.**

This is not mandatory. Only submit if you want to present a demo during the Lab-2b session on March 18.

Two files are uploaded:

1. Lab2_single_cycle_cpu.pdf

2. Lab2.zip

Lab2.zip includes Verilog files to implement the single-cycle CPU.

If you have any problems in doing a lab, please contact TAs.

Thank you

Ripes simulator

Ripes simulator

- **Ripes** is a visual computer architecture simulator and assembly code editor built for the RISC-V instruction set architecture
- Ripes can help you debug code



POSTECH

Ripes simulator

- How to install?
  - https://github.com/mortbopet/Ripes/releases
  - Install the lastest version



- An error for VCRUNTIME140_1.dll may be displayed
  - Follow the instruction in the link above

Windows

For Windows, the C++ runtime library must be available (if not, a msvcp140.dll error will be produced). You most likely already have this installed, but if this is not the case, you download it here.

Ripes simulator

- Web version is also available
  - https://ripes.me/
  - But you can’t load a program with web version.
  - Still, you can copy and paste your code to editor



Ripes – Processor configuration





Ripes – Loading a program



Ripes – Loading a program

- For web version,
  - You can’t load a program with web version.
  - Still, you can copy and paste your code to editor



Ripes – Running the program



As you can see, assembly code uses pseudo-instructions and register aliases.
See “RISC-V Assembly Programmer’s Handbook” Chapter of RISC-V manual.

Ripes – x10 issue



Ripes – x10 issue



In Ripes Simulator, x10 holds the system call instruction's index when it is called.
You don't need to implement this on your CPU.

How to compile and run your own C program on Ripes and Verilog RTL

(Non-mandatory)

Cross-compiler

- How to install?
  - Use Docker (MacOS/Windows/Linux Support)
    - For Windows users,
      - Use CSE Education Slurm Cluster to use Docker
        - You can request the account of CSE Education Slurm Cluster at the below link
        - https://postechackr.sharepoint.com/sites/cse/SitePages/CSE-Cluster-Howto.aspx?csf=1&e=qwAkG9&cid=dfb4c189-2455-4381-a8c1-2489054f57bb
      - Or, use WSL to run docker on your computer
- Get docker image
  - $ docker pull acplpostech/acpl_ubuntu_18.04_riscv:latest
- Start docker
  - $ docker run -v ~:/mnt -it --rm acplpostech/acpl_ubuntu_18.04_riscv:latest /bin/bash

Cross-compiler

- Risc-V Assembly Code Generate (Use /RISCV_Crosscompile/script.sh)
  - $ cd /RISCV_Crosscompile
  - $ ./script.sh file_name

C Code (example.c)

```c
int main()
{
        long long a, b, next;
        long long i;
        a = 0;
        b = 1;
        next = a + b;
        for(i = 0; i<10; i++)
        {
                a = b;
                b = next;
                next = a + b;
        }
        return 0;
}
```

./script.sh example

Assembly Code

```
add.o:     file format elf64-littleriscv


Disassembly of section .text:

0000000000000000 <main>:
   0:   fd010113                addi    sp,sp,-48
   4:   02813423                sd      s0,40(sp)
   8:   03010413                addi    s0,sp,48
   c:   fc043823                sd      zero,-48(s0)
  10:   00100793                addi    a5,zero,1
  14:   fef43423                sd      a5,-24(s0)
  18:   fd043703                ld      a4,-48(s0)
  1c:   fe843783                ld      a5,-24(s0)
  20:   00f707b3                add     a5,a4,a5
  24:   fef43023                sd      a5,-32(s0)
  28:   fc043c23                sd      zero,-40(s0)
  2c:   0300006f                jal     zero,5c <.L2>

0000000000000030 <.L3>:
  30:   fe843783                ld      a5,-24(s0)
  34:   fcf43823                sd      a5,-48(s0)
  38:   fe043783                ld      a5,-32(s0)
  3c:   fef43423                sd      a5,-24(s0)
  40:   fd043703                ld      a4,-48(s0)
  44:   fe843783                ld      a5,-24(s0)
  48:   00f707b3                add     a5,a4,a5
  4c:   fef43023                sd      a5,-32(s0)
  50:   fd843783                ld      a5,-40(s0)
  54:   00178793                addi    a5,a5,1
  58:   fcf43c23                sd      a5,-40(s0)
```

Cross-compiler

- Risc-V Assembly Code Generate (Use /RISCV_Crosscompile/script.sh)
  - Output file
    - /RISCV_Crosscompile/{file_name}_ripes.asm -> for Ripes input
  - $ mv /RISCV_Crosscompile/{file_name}_ripes.asm /mnt
  - $ exit #exit docker
  - Now you can find {file_name}_ripes.asm in home directory

Caution

- Since we model RV32I without the “M” extension for multiply/divide,
  you can't use multiplication on the c code
- You can still multiply or divide by a power of 2 using shift left or right operations
- You will need to implement some additional instructions that are commonly emitted by the compiler

Assembly post-processing in Ripes

1. Make new program with cross-compiler output file ({file_name}_ripes.asm)



POSTECH

Assembly post-processing in Ripes

2. Move the <main> function to the top (because default PC is 0x0 in Ripes)



Assembly post-processing in Ripes

3. Replace ‘jalr zero, 0(ra)’ at the end of <main> with ‘li a7, 10’ & ‘ecall’ (exit inst.)

```
<main>:
        addi    sp,sp,-32
        sw      ra,28(sp)
        sw      s0,24(sp)
        addi    s0,sp,32
        addi    a5,zero,19
        sw      a5,-20(s0)
        addi    a5,zero,14
        sw      a5,-24(s0)
        lw      a1,-24(s0)
        lw      a0,-20(s0)
        auipc   ra,0x0
        jalr    ra,0(ra) # <main+0x28>
        sw      a0,-28(s0)
        lw      a4,-28(s0)
        lw      a5,-20(s0)
        add     a5,a4,a5
        sw      a5,-32(s0)
        addi    a5,zero,0
        addi    a0,a5,0
        lw      ra,28(sp)
        lw      s0,24(sp)
        addi    sp,sp,32
        jalr    zero,0(ra)
```

li a7, 10
ecall

```
<main>:
        addi    sp,sp,-32
        sw      ra,28(sp)
        sw      s0,24(sp)
        addi    s0,sp,32
        addi    a5,zero,19
        sw      a5,-20(s0)
        addi    a5,zero,14
        sw      a5,-24(s0)
        lw      a1,-24(s0)
        lw      a0,-20(s0)
        auipc   ra,0x0
        jalr    ra,0(ra) # <main+0x28>
        sw      a0,-28(s0)
        lw      a4,-28(s0)
        lw      a5,-20(s0)
        add     a5,a4,a5
        sw      a5,-32(s0)
        addi    a5,zero,0
        addi    a0,a5,0
        lw      ra,28(sp)
        lw      s0,24(sp)
        addi    sp,sp,32
        # Exit program
        li a7, 10
        ecall
```

Assembly post-processing in Ripes

4. For every function call, replace ‘auipc ra, 0x0’ & ‘jalr ra, 0(ra)’ with ‘jal ra, <add_func>’ (target function)

```
<main>:
        addi    sp,sp,-32
        sw      ra,28(sp)
        sw      s0,24(sp)
        addi    s0,sp,32
        addi    a5,zero,19
        sw      a5,-20(s0)
        addi    a5,zero,14
        sw      a5,-24(s0)
        lw      a1,-24(s0)
        lw      a0,-20(s0)
        auipc   ra,0x0
        jalr    ra,0(ra) # <main+0x28>
        sw      a0,-28(s0)
        lw      a4,-28(s0)
        lw      a5,-20(s0)
        add     a5,a4,a5
        sw      a5,-32(s0)
        addi    a5,zero,0
        addi    a0,a5,0
        lw      ra,28(sp)
        lw      s0,24(sp)
        addi    sp,sp,32
        # Exit program
        li a7, 10
        ecall
```



jal ra, <add_func>

Assembly post-processing in Ripes

5. For every function return, replace ‘jalr zero, 0(ra)’ with ‘jr ra’ (return)

```
<add_func>:
        addi    sp,sp,-32
        sw      s0,28(sp)
        addi    s0,sp,32
        sw      a0,-20(s0)
        sw      a1,-24(s0)
        lw      a4,-20(s0)
        lw      a5,-24(s0)
        add     a5,a4,a5
        addi    a0,a5,0
        lw      s0,28(sp)
        addi    sp,sp,32
        jalr    zero, 0(ra)
```



jr ra

Assembly post-processing in Ripes

6. Now you can simulate the source code in Ripes.



POSTECH

Assembly post-processing in Ripes

7. Use parser.sh in Docker to extract HEX instruction code from Ripes disassembled instruction code



awk '$2 ~ /[0-9a-f]{8}/{print $2}' ${FILE}

fe010113
00112e23
00812c23
02010413
01300793
fef42623
00e00793
fef42423
fe842583
fec42503
034000ef
fea42223
fe442703
fec42783
...