

Textbook Notes 2.1.7

Intro to boolean Algebra

\neg = not, $\&$ = and, $|$ = or, \wedge = XOR

we can use these bitwise operators on bit strings.

$$a = [a_{w-1}, a_{w-2}, \dots, a_0] \& b = [b_{w-1}, b_{w-2}, \dots, b_0]$$

$$\text{such that } a \& b = [a_{w-1} \& b_{w-1}, a_{w-2} \& b_{w-2}, \dots, a_0 \& b_0]$$

we can use bitstrings to represent finite sets.

$$\text{eg, } A \subseteq \{0, 1, \dots, w-1\} \quad w/ \ [a_{w-1}, \dots, a_1, a_0]$$

where $a_i = 1$ iff $i \in A$

$$\text{so } A = \{0, 3, 5, 6\} \Rightarrow a = [01101001]$$

$$B = \{0, 2, 4, 6\} \Rightarrow b = [01010101]$$

$$\Rightarrow A \cap B = a \& b = [01000001]$$

why
start
with
extra
zero?

-
- ### 4.2.1 Logic Gates in Hardware Control language
- Processors ~~designed~~ ~~noted~~ w/ Verilog / HDL (like languages)
- room for an XML language for ~~processor~~ ^{Hardware} design?
 - Basically

C551 Textbook Notes

2.1.1

Trick for powers of 2
 $x = 2048 = 2^n \Rightarrow n = 11 = 3 + 4 \cdot 2$

$$\uparrow$$

$$i + 4j = n$$

$$i = 0 \Rightarrow \text{leading } 1$$

$$i = 1 \Rightarrow \text{leading } 2$$

$$i = 2 \Rightarrow \text{leading } 4$$

$$i = 3 \Rightarrow \text{leading } 8$$

$j = \# \text{ of zeros}$

$$2048 = 2^{11}$$

$$11 = 3 + 4 \cdot 2$$

$$\Rightarrow \text{leading } 8$$

$$\Rightarrow 2 \text{ zeros}$$

$$\Rightarrow 0x800$$

To convert ~~hex~~ dec to Hex,
 divide x by 16 \Rightarrow quotient q , remainder r .
 $\text{hex}(r) = \text{least sig digit then repeat on } q$

\Rightarrow

$$314,156 = 19634 \cdot 16 + 12 \quad (C)$$

$$19634 = 1227 \cdot 16 + 2 \quad (2)$$

$$1227 = 76 \cdot 16 + 11 \quad (B)$$

$$76 = 4 \cdot 16 + 12 \quad (C)$$

$$4 = 0 \cdot 16 + 4 \quad (4)$$

$$\Rightarrow \boxed{0x4CB2C}$$

Conversely,

$$0x4CB2C = 0x7AF = 7 \cdot 16^2 + 10 \cdot 16 + 15$$

2.2.2 unsigned ints

$$\text{B2U}_w(\vec{x}) \doteq \sum_{i=0}^{w-1} x_i 2^i \quad (\text{Binary to unsigned of length } w)$$

What is the max ~~of~~ ^{unsigned} unsigned int we can represent w/ w-len. bit string

$$\text{UMax}_w \doteq \sum_{i=0}^{w-1} 2^i = 2^w - 1$$

$$\Rightarrow \text{UMax}_4 = \sum_{i=0}^3 2^i = \text{B2U}_4([1111]) = 2^4 - 1 = 15$$

Define B2U_w as mapping

$$\text{B2U}_w: \{0,1\}^w \rightarrow \{0, \dots, 2^w - 1\}$$

a bijection - unique value to each bit vector of w
each int. b/t 0 and $2^w - 1$ has 1 unique bin.
composition.

2.2.3 Two's-complement Encoding

Define most significant bit to have negative weight.

$$\Rightarrow \text{B2T}_w(\vec{x}) \doteq -x_{w-1} 2^{w-1} + \sum_{i=0}^{w-2} x_i 2^i$$

Range:

$$\text{TMin}_w \doteq -2^{w-1}$$

$$\text{TMax}_w \doteq \sum_{i=0}^{w-2} 2^i = 2^{w-1} - 1$$

so $\text{B2T}_4: \{0,1\}^4 \rightarrow \{-8, 7\}$. Also a bijection

Note $|\text{TMin}| = |\text{TMax}| + 1$

$$|\text{UMax}| = 2\text{TMax} + 1$$

-1 in two's-comp. = $\text{UMax} = 0xFFFF$

Textbooks notes ctd.

Almost all machines require 2's comp. representation of signed ints.

These limits set in file `<limits.h>` in C library
corresponding to $T_{max} = INT_MAX$, $T_{min} = INT_MIN$,
 $U_{max} = UINT_MAX$.

For portability in C, check out `<stdint.h>` w/ int N_t...
& set of macros w/ `INTN_MIN`, ... etc. (p.63)

Two alt. representations:

1. Ones' complement:

Same as 2, except most sig bit has weight $-(2^{w-1}-1)$
instead of -2^{w-1} ie $B2O_w(x) = -x_{w-1}(2^{w-1}-1) + \sum_{i=0}^{w-2} x_i 2^i$

2. Sign-magnitude.

most sig bit = sign to determine whether other bits get
positive or negative weight ie $B2S_w(x) = (-1)^{x_{w-1}} \left(\sum_{i=0}^{w-2} x_i 2^i \right)$

Both \Rightarrow multiple representations of 0.

Ones' comp. = outdated

we use sign-magnitude w/ floating point #'s

2.2.4

in C, you can cast b/w dif. numeric types.

-Doing so \Rightarrow same bits, but reads diff.

More useful relationship:

$$T2U_w(x) = \begin{cases} x + 2^w, & x < 0 \\ x, & x \geq 0 \end{cases}$$

vs.

$$U2T_w(u) = \begin{cases} u, & u < 2^{w-1} \\ u - 2^w, & u \geq 2^{w-1} \end{cases}$$

Textbook Notes

2.3.1

- Strange things can happen w/ finite computer arithmetic
- Lisp supports infinite

Unsigned Arithmetic:

consider x, y s.t. $0 \leq x, y \leq 2^w - 1$ (aka w -bit #'s)

BUT $x+y$ could be $\geq 2^w$ $\Rightarrow w+1$ -bit

~~Let's~~ Thus we do modular arithmetic.

Drop the leading digit (AKA, if $x+y > 2^w$, $x+y \Rightarrow x+y - 2^w$)

eg. $x=9=1001$, $y=12=1100$

$$x+y=21=10101$$

$$\Rightarrow \text{drop leading 1} \Rightarrow 0101 = 5$$

$$21 - 2^4 = 21 - 16 = 5 = (x+y) \% 2^w$$

AKA it overflows.

full int. result cannot fit w/in word size limits of the datatype
when operands sum to more than 2^w

Define $+^u_w$ operation

$$x +^u_w y = \begin{cases} x+y, & x+y < 2^w \\ x+y - 2^w, & 2^w \leq x+y < 2^{w+1} \end{cases}$$

~~Let's say~~

$$\text{Let's say } S = x +^u_w y$$

if $S < x$, we know overflow occurred.

This forms abelian groups

-commutative & associative, has identity element 0

consider set of w -bit unsigned #'s w/ $+_w^u$

$$\Rightarrow -_w^u X +_w^u X = 0, \text{ when } x=0, \text{ it's clearly } 0$$

$$\Rightarrow -_w^u X = \begin{cases} x & x=0 \\ 2^w - x, & x > 0 \end{cases} \text{ for } 0 \leq x < 2^w$$

+

(they must add to 2^w)

additive inverse of x

$$\text{eg } 5 = 0101 \Rightarrow 16 - 5 = 11$$

$$11 +_4^u 5 = 0$$

Two's Complement Addition (2.3.2)

- Given x, y in $-2^{w-1} \leq x, y \leq 2^{w-1} - 1$

- $-2^w \leq x+y \leq 2^w - 2$ (could require $w+1$ bits to represent)

- Works the same exact way w/ bits as unsigned sum, but \Rightarrow to weird results

$$\Rightarrow x +_w^+ y = 42T_w(T2U_w(x) +_w^u T2U_w(y)) = 42T_w((x+y) \bmod 2^w)$$

$$-2^{w-1} \leq x, y \leq 2^{w-1} - 1$$

\Rightarrow

$$x +_w^+ y = \begin{cases} x+y-2^w, & 2^{w-1} \leq x+y \\ x+y, & -2^{w-1} \leq x+y \leq 2^{w-1} \\ x+y+2^w, & x+y < -2^{w-1} \end{cases}$$

positive overflow

normal

negative overflow

$2^{w-1} = 8$

eg 4-bit 2's comp addition:

$$(-8) + (-9) = -13 (< -2^{w-1}) \Rightarrow -13 + 16 = 3$$

$$[1000] + [1011] = [10011] \Rightarrow [0011]$$

$$5 + 5 = 10 (\geq 2^{w-1}) \Rightarrow 10 - 2^w = 10 - 16 = -6$$

$$[0101] [0101] [01010] \Rightarrow [1010]$$

\leftarrow cutting off a 1 = adding 2^w

\leftarrow cutting off a zero to a 1 \Rightarrow subtracting 2^w
(Carry in positive 8 \rightarrow neg. 8)

~~HW~~ Text book Notes 2.3.2 ctd.

Note, if

x & y are negative, but $x \oplus_w y > 0$, negative overflow
 x & y are positive, but $x \oplus_w y < 0$, positive overflow

2.3.3 Two's Complement Negation

Every x in $-2^{w-1} \leq x < 2^{w-1}$ has an additive inverse of $-x$. Except -2^{w-1} (since 2^{w-1} can't be represented),

so -2^{w-1} is its own inverse

Cause $-2^{w-1} \oplus_w -2^{w-1} \Rightarrow -2^{w-1} + -2^{w-1} = -2^w \Rightarrow -2^w + 2^w = 0$

$$\oplus_w x \begin{cases} -2^{w-1}, & x = -2^{w-1} \\ -x, & x > -2^{w-1} \end{cases}$$

2.3.4. Unsigned Multiplication:

for $0 \leq x, y \leq 2^w - 1$

$x \star y$ could be up to $2^{2w} - 2^{w+1} + 1 \Rightarrow$ could take $2w$ bits.
Unsigned multiplication takes the lower order w -bits
 \Rightarrow the product modulo 2^w

$$x \star_w^u y = (x \star y) \bmod 2^w$$

Textbook Notes 6.1

RAM: (SRAM)

Static RAM = fast & more expensive than dynamic RAM (DRAM)


SRAM = for cache memories (A few MBs)

DRAM = for main memory & frame buffer of graphics system (hundreds⁺ MBs)

- Static RAM

- stores each bit in a "bitstable" memory cell (6-transistor circuit)
Always goes to one of its 2 stable voltage states.


(middle state is "metastable")



It will retain its value indefinitely as long as it's kept powered. Even w/ disturbance

- Dynamic Ram

- stores each bit on a capacitor. Can be dense.
- very sensitive to disturbance.
- Memory system must periodically refresh every bit of memory by reading & rewriting it.
- usually in supercells (eg 8 bits per super cell)
a 16 X 8 DRAM chip \Rightarrow




The way it works: (reading) \swarrow RAS (row access strobe)

1. Memory controller sends row i to DRAM chip (which stores row i in an "internal row buffer")
2. Memory controller sends column j to DRAM chip \leftarrow CAS (which sends back 8 bits in (i, j) .)

- It's a 2D array to reduce # of address pins needed.

Memory Module:

Multiple DRAM chips in parallel, eg 64MB memory module of 8 $8M \times 8$ DRAM chips



Dual Input Memory Module (64 bits) (DIMM)

Non-volatile Memory

ROMs (read only memory). Don't lose data when turned off.

PROM = Programmable ROM - ~~can~~ can be written 1x

EPROM = Erasable PROM = can be written ≈ 1000 x

EEPROM = Electrically EPROM = can be written 10^7 times

Flash memory = common non-vol. like EEPROM

Firmware = programs stored in ROM devices.

(eg. booting, eg. input output on GPUs).

Textbook Notes 4.0-4.1.3

ISA = Instruction-set Architecture

= The instructions supported by a processor & their byte-level encodings.

⇒ prog.^{compiled} for ~~Intel~~ 486 vs IBM Power PC vs. ARM machines won't work on the others

Machine-level programs must access the programmer-visible state (what instructions read & modify):

- Program registers,
- Condition Codes (CC)
- PC (program counter) (address of instruction being executed)
- Stat (program status)
- DMEM: Memory

Prog. Registers: each stores 2 word (32 bits)

- %EAX, %ecx, %edx, %ebx, %esi, %edi, %esp, %ebp

↓
Stack Pointer ~ / push, pop, call, return commands

Textbook Notes 4.1.2-4

x86 Instructions:

word = 4 bytes of data

- IA32 movl \Rightarrow 4 parts

· r/movl, r/movl, m/movl, and rmmovl

· destination goes second

- seven jump instructions: jmp, jle, jl, je, jne, jge, & jg

- six conditional move instructions

· same format as r-r move instruct. r/movl, but destination updated on conditional

cmovle, cmovl, cmovbe, cmovb, cmovge, cmovg

- call instruction pushes the return address onto the stack & jumps to the destination address.

- ret instruction returns from a call.

- pushl & popl implement push & pop (as w/ IA32)

- halt instruction stops instruction execution

Instruction Encoding:

- each = b/t 1 & 6 bytes.

- 1st byte = 2 nibbles. First a high-order "code" nibble, then a low-order "function" nibble.

- Next = source or register-specifier byte (RA=Source, RB=dest.)

- If you only need 1 register specified, the other set to 0xF

- some require 4-byte constant word.

· can be immediate data (irmovl), displacement (rmmovl / mrmovl) & redestination of branches & calls

eg. `movl %esp, 0x12345(%edx)`

40 42 00 01 23 45 ← But, little-endian
40 42 45 23 01 00

15 = 1101 = F
00 00 00 0F
30 f3 F0 00 00 00

x86 Exceptions

stat = status code describing state of executing program

Possible values:

- | | | |
|----|-----|---------------------------------|
| 1. | AOK | Normal op. |
| 2. | HLT | halt instruction encountered |
| 3. | ADR | Invalid address encountered |
| 4. | INS | Invalid instruction encountered |

- In x86, the program just stops, but ideally, we'd have an instruction handler.

Operand Specs

Immediate $\$IMM$

Reg. Ea

Mem Imm

mem (Ea)

Mem $Imm(Eb)$

Imm

$R[Ea]$

$M[Imm]$

$M[R[Ea]]$

$M[Imm + R[Eb]]$

immediate

reg.

absolute

indirect

Base & displacement

Textbook Notes 3.2.0 - 3.2.1

Program Encoding:

To compile a C program on an IA32 machine,

gcc -O1 -o p.pl.c p2.c
↑ -C → compile & assemble
level of optimization

- ⇒ 1. C preprocessor includes files & expands MACROS
 2. Compiler ⇒ assembly code, p01.s & p2.s
 3. Assembler ⇒ object-code (bin. instructions, but global vars not filled in)
 4. linker merges these obj. code files ⇒ executable p
- executable code = second form of machine code - what's accepted by the processor.

Machine-level code:

Two important Abstractions from machine implementation:

1. ISA ⇒ sequential processor state & instructions
2. Virtual Addresses

⇒ a memory model appearing as a very large byte array
In reality, it's multiple hardware memories & OS software

There are no types in machine level code

PC, registers, CC, & float registers abstracted in C

While an IA32 processor has 32-bit addresses (4Gigs),
a program usually gets only a few megs,

The OS manages this virtual address space &
translates virtual → physical addresses in processor memory

GDB is great for assembling tools

Generating the actual executable requires running a linker on the set of obj-code files (one of which must contain main).

Note the diff. b/w the addresses in a linked exec & an obj-code file.

- The linker uses real addresses, not ~~the~~ virtual.

Textbook 3.4.0 - 3.4.2

Accessing Information: In IA32 (x86):

8-Registers

				15	0
%rax				%eax	%al
ecx	cx	ch	cl		
edx	dx	dh	dl		
ebx	bx	bh	bl		
esi	si				
edi	di				

+ esp = stack pointer
ebp = frame pointer

Here are strange conventions for working w/ first 3 vs 2nd 3.

Operand Specifiers:

3 types,

- i. immediate = \$-5 or \$0xFF, etc.
- ii. Registers
- iii. memory = accessed by & computed (AKA effective) address.

For arrays & structured elems, we have great ~~access~~ ^{addressing} modes.

eg. scaled index

$$Imm(E_0, E_i, s) \Rightarrow M[Imm + R[E_0] + R[E_i] * s]$$

E_0 = base register, E_i = index register, $s = 1, 2, 4, \text{ or } 8$

Imm = offset.

eg indexed

$$(E_0, E_i) = M[R[E_0] + R[E_i]]$$

Data movement Instructions

In IA32: `mov b`, `mov w`, `movl` (same op, but 1, 2, & 4 bytes).

- moves ~~the~~ Immediate, register, or memory data to a register or memory location.

- Can't have both source & dest. be memory locations.

- Also `movs` (signed ~~expansion~~ of little \Rightarrow big)

eg. `1100` \Rightarrow `1111 1100` & `0100` \Rightarrow `0000 0100`

- & `movz` (zero expansion of small \Rightarrow big)

eg `1100` \Rightarrow `0000 1100`

eg

`%dh = CD`, `%eax = 98765432`

`movb %dh, %al` \Rightarrow `%eax = 987654CD`

`movsb %dh, %eax` \Rightarrow `%eax = FFFFFFFCD`

`movzbl %dh, %eax` \Rightarrow `%eax = 000000CD`

`pushl %ebp`
=

`subl $4, %esp`
`movl %ebp, (%esp)`

`popl %eax`
=

`movl (%esp), %eax`
`addl $4, %esp`

we can access items on stack w/o popping them

eg `movl 4(%esp), %edx`

gets the second long item ~~on~~ on stack into `%edx`

Textbook Notes 4.1.4 - 4.1.5^v (& ch. 3)

Y86 Exceptions

- 4 possible status codes "Stnt"

1. AOK (normal)
2. HLT (halt instruction)
3. ADR (attempted to read from or write to invalid memory address)
4. INS (invalid instruction code)

4.1.5 Y86 programs

Q: what's the difference b/t a base pointer & a stack pointer?

Chapter 3:

- with compiled C, ignore the assembler directives
(i.e. lines starting w/ ";", like file "simple.c")

Data Formats:

"word" = 16-bits (2-bytes)

"double word" = 32-bits (4-bytes)

"quad-word" = 64-bits

- In C, most data types = double words
 - int, long int, char^{*} (pointer),
- char data type = byte

-floating point #'s get weird.

1. single-precision vals = 4-bytes = float

2. double-precision vals = 8-bytes = double

3. extended-precision vals = 10-bytes = long double

Data movement Instructions:

- ~~mov in x86~~

~~mov~~ \Rightarrow ~~movb (1-byte), ~~movw~~ (2-bytes), movl (4-bytes)~~

-source operand

Data movement Example:

-In C,

• $\text{int } x = *xp;$

\Rightarrow read value stored in location designated by xp and store it as variable x . This = dereferencing.

• $*xp = y;$

\Rightarrow write value of y at location designated by xp

eg C Code

```
int exchange(int *xp, int y)
{
```

```
    int x = *xp;
```

```
    *xp = y;
```

```
    return x;
```

```
}
```

Assembly

```
1 (#xp @ %ebp+8, y @ %ebp+12)
```

```
1 movl 8(%ebp), %edx
```

```
1 (copying value at address %edx to %ecx, to return val.)
```

```
1 movl (%edx), %ecx
```

```
1 movl 12(%ebp), %ecx
```

```
1 movl %ecx, (%edx)
```

```
}
```

\Rightarrow `int a=4;`
`int b = exchange(&a, 3);`
`printf("a=%d, b=%d\n", a, b);`

$\Rightarrow a=3, b=4$

Textbook Notes 3.5 - 3.6.2

x86 Arithmetic & Logical Operations:

- Each instruction class has 3 variants,
OPb, OPw, & OPl (byte, long, word)

- Load Effective Address (leal
a variant of lea movl instruction.

Instead of reading from memory, it copies the effective address to the destination (a register)

• leal S, D $D \leftarrow \&S$

- used for pointers & tricky arithmetic operations

- Unary & Binary ops

• Unary: INC $D \rightarrow D + 1$

DEC $D \rightarrow D - 1$

NEG $D \rightarrow -D$

NOT $D \rightarrow \sim D$

• Binary: ADD $S, D \rightarrow D = S + D$

SUB $S, D \rightarrow D = S - D$

IMUL $S, D \rightarrow D = D * S$

XOR $S, D \rightarrow D = D \wedge S$

OR $S, D \rightarrow D = D \vee S$

AND $S, D \rightarrow D = D \& S$

In x86, source can be IMM, Mem, or Reg
Destination must be Mem or Reg
- But cannot both be Mem locations.

- Shift OPs

SAL $K, D \rightarrow D = D \ll K$ } don't wrap

SHL $K, D \rightarrow D = D \ll K$

SAR $K, D \rightarrow D = D \gg K$ } wraps w/ signed bit

SHR $K, D \rightarrow D = D \gg K$ } doesn't wrap

single byte immediate OR in byte reg. %CL

- Rese OPs work for signed & unsigned #s.

- Special Arithmetic OPs

imul $S \rightarrow R[\%edx]:R[\%eax] \leftarrow S \times R[\%eax]$

mul $S \rightarrow R[\%edx]:R[\%eax] \leftarrow S \times R[\%eax]$

cld $\rightarrow R[\%edx]:R[\%eax] \leftarrow \text{SignExtend}(R[\%eax])$

idivl

divl

- These get weird quicks, but they're not in x86

Textbook Notes 3.6

- execution order of a set of machine-code instructions can be altered w/ a jump instruction.
- Condition Codes (single-bit registers)

CF = Carry flag (detecting overflow for unsigned ops)

ZF = Zero flag

SF = Sign flag

OF = Overflow flag (Two's complement)

- In x86,

• `Cmp [b/w/l] s_0, s_1` $\Rightarrow s_1 - s_0$ (temporary)

• `Test [b/w/l] s_0, s_1` $\Rightarrow s_0 \& s_1$ (temporary)

- Don't set the registers, only the CC's

- Use for ~~testing~~ ~~questioning~~ a val:

`testl %eax, %eax` \Rightarrow see if %eax is zero, neg, of 1's.

OR one of operands is a mask to test only certain bits

- Accessing the Condition Codes

\Rightarrow `set [XX]` instructions. in x86

See this section if necessary for x86 programming...

Textbook Notes

Sequential Y86 Implementation

- On every clock cycle, SEQ performs all steps required for 1 complete instruction.
- 6 processing stages:

1. Fetch:

- read bytes of inst from memory using PC as memory address.
- Extracts 2 two 4-bit pieces of instr. specifier byte
 \Rightarrow icode (= instr. code) & ifun (= instr. function)
- Possibly fetches a register specifier byte
 \Rightarrow rA & rB (either or both)
- Possibly fetches a 4-byte Constant word val C
- Computes val P to be address of instr. following current one. \Rightarrow val P = PC + len(Instr.)

2. Decode:

- Reads up to two operands from register file
 \Rightarrow val A & val B (sometimes reading %esp)

3. Execute:

- ALU performs op, computes effective addr. of a mem ref, or incr./decr. the stack pointer.
 \Rightarrow val E
- condition codes & branch condition (ifun) set.

4. Memory:

- read/write to memory \Rightarrow val M

5. Write back:

- writes up to two results to register file

6. PC update:

- PC set to addr of next instr.

- This loops infinitely

Trace this through:

1. OPl, rrmovl,
2. rrmovl, mrmovl
3. pushl, popl
4. jxx, call, ret

rrmovl

(reg. only)
(mem.)
(stack)
(control)

SEQ Hardware Structure

- mapping the 6 processing steps → the datapath

5. Write back


4. memory

3. execute

2. Decode

1. Fetch:

Fig 4.22



Textbook Notes 4.3.3 SEQ Timing

- A single clock transition triggers a flow of combinatorial logic to do a whole instruction
 - Two forms of mem devices in SEQ
 1. clocked registers (the PC & CC)
 2. RAM (the prog. file, the instruction memory, the data memory)
 - we treat reading from mem. as combinatorial
 - ⇒ requires no sequencing or control (and we only read I Mem)
 - ⇒
 - Only 4 hardware units requiring control over sequencing
 1. The PC
 2. the CC reg.
 3. the prog. file
 4. the data mem.
 - A single clock triggers writing vals to RAM & loading into reg.
 - Even though we do all the ops (16-steps of processing) simultaneously, we get the same effect.
 - 'Cause the processor never needs to read back the state updated by an instruction in order to complete its processing
- 4
- Note, each clock cycle begins w/ the state elems set according to the previous instruction (up)
 - Signals propagate through the combinatorial logic creating new values for the state elems (down)
 - these are uploaded on the next (up)

Textbook Notes ~~509~~ 4.4

Principles of Pipelining:

- The task divided into ^{series} discrete stages
- like a cafeteria (one customer doesn't go through the line @ a time) (or carwash).
- Increases the throughput of the system.
customers served / unit time
- slightly increases Latency: time for one customer.

Computational Pipelines:

- customers = instructions
 - we measure circuit delays in picoseconds (10^{-12} s)
- Throughput = $\frac{1 \text{ instruct.}}{x \text{ psecs}} \cdot \frac{1000 \text{ psecs}}{1 \text{ nano-sec}} = \text{GIPS}$
 (AKA Giga-instructions per sec). (Billions of instr./sec)
 $x = \text{latency}$. (reciprocal of the throughput)
- increase in latency comes from added pipeline registers

A detailed Look at Pipeline Operation:

- Implemented by a rising-edge register-clock set up.
 \Rightarrow changing clock speed \neq fucking shit up
 but too fast \Rightarrow disaster

Limitations of Pipelining:

- non-uniform stage delays
 \Rightarrow slowest stage (largest delay) = bottleneck
 - decreases efficiency

- Diminishing Returns of deep pipelining:
 - Doubling # of partitions \neq doubling throughput
cause time to update reg.s \Rightarrow limiting factor
 - Modern Architecture = deep pipelining (15+ stages)
to maximize processor clock rate.
 - \Rightarrow circuit designers must minimize delay on pipeline registers
 - \Rightarrow chip designer must ensure clock distribution network
changes clock at exact same time

Pipelining a system w/ feedback:

- what about `imovl $50, %eax`
`addl %eax, %ebx`
- need end-val of `%eax` for starting `addl` \Rightarrow data dependency
- OR loop: `subl %edx, %ebx`
`jne targ`
...
- `targ: halt`
- Need control flags to tell to go w/ `jne` \Rightarrow control dependency
- ~~Dependency~~ If not dealt w/, this could change program
behavior (which is unacceptable).

Textbook Notes 2.1

Data sizes: (in ^{32-bit} C)

- char = 1, int = 4, char * = 4, float = 4
- short int = 2, long int = 4, long long int = 8
- double = 8
- make programs portable. Make it insensitive to the exact sizes of diff. data types (type casting...)
eg. you can't always store a pointer as an int on 64-bit machines.

Addressing & Byte Ordering:

- int x \Rightarrow ~~0x~~0x100 and ^{next} ends at 0x104
- little v. big endian (from Jonathan Swift, 1726)
An issue when bin. data communicated b/t dif. machines
 \Rightarrow established byte ordering conventions & conversions
- disassemblers = executable \rightarrow inst. seq.
- OR w/ type casting (gets tricky)
you circumvent normal type systems

Representing Strings:

- Array of chars terminated w/ the null char
encoded w/ ASCII (only good for English)
use Unicode for more flexibility.
- a-z = 0x61 through 0x7A

Representing Code:

- Instruction codings are different on diff. machine types (even w/ identical processors).
- Bin code almost never portable.

Bit-level ops in C: (\sim , \wedge , $\&$, $|$)

- Can apply bit-wise ops in C to "integral data types" (AKA char or int w/ or w/o short, long, long long, or unsigned)

eg $x = 0x41$, $y = 0x69 \& 0x55$, $0x69 | 0x55$

$x = 0001$ $y = 0011$

$y = 0001 \wedge 0011 = 0010$

$x = 0001 \& 0010 = 0001$

$y = 0011 | 0010 = 0011$

\Rightarrow masking

$x \& 0xFF \Rightarrow$ only least significant byte of x
 $x \& 0 \Rightarrow$ ~~mask~~ mask of all 1s

Logical operators: ($!$, $||$, $\&\&$)

Any non-zero byte string $\Rightarrow 0x01$

eg. $x = 0x66$, $y = 0x39$

$\Rightarrow x \&\& y = 0x1$, $x || y = 0x1$, $!x || !y = 0x00$

Shift Ops:

~~$x \ll k$~~ $x \ll k \Rightarrow$ x shifted left (no wrapping) k bits

$x \ll k \ll j = (x \ll k) \ll j$

$x \gg k \Rightarrow$ x shifted right k bits (logical = no wrapping)

(arithmetic = ~~fills~~ fills w/ k repetitions of most sig. bit.)

Textbook Notes 3.2-5

Machine Level Code:

- in IA 32, PC = %eip
- instructions 1-15 bytes long

- Leal = load effective address

~~Moves~~ copies a memory address to a register

- Also the C & operator

leal S, D $\Rightarrow D \leftarrow \&S$

eg leal 7(%edx, %edx, 4), %eax

$\Rightarrow \%eax \leftarrow \text{leal} [(7 + x + x * 4)]$

$\%eax \leftarrow 5x + 7$

- It's also good for compact arithmetic