
Claga notes 3/30 some things conduct electrons of circuits with wires. \_ ropen Switch elections can flor in a giruit. elections Circle through. Fresister ( resists elections flairs through). At alow level, you must to think about bits.
were going to use props of electricity to make computations
mathines I how does electricity represent bits? If you have a wire carrying voltage @ +5, that's a 1! If it's connected to the ground, that's a D. D. wise of was a large of the larg

Pull-up resister model

little > 2

lots of effections flow electrons. I but not enoughto melt



THEN, to transistor

patype & natype

Difference but circuit? 3/30 P.2 Elect. -> 15 A Q S eg NOTNA (NOT IL = 0)

-AhA an inverter will see domon of his VDa ANB \_ 10t Not OR = NOR gate

		O nget he ch	
remi-roudicipat - Class Note Diodes:		Megatile chap	se or pashir
Physically how doest	is shit work?	(? Vos, VGs)	)
N-type MOS tog -doses the "snitch" when	nsistor:  n re gate has	- n-type comeded ground to degr	le With
The state of the s		-Addry positive to  in the offen  Con go through  Jingt one of us	Le ground
P-type MOS transis closes w/ sufficiently	negative voltag	x types of temsist	√rs. Δ <sup>ys</sup> ∨
-connected to ASV to Jess to he transistor is he	in with addition of through	ing the O (negg)	

#### CSSI 4/1 Chas Notes

Hof inputs to a gate = the fan-in of a gate

In Logisian XORS, it's 1 if it's exactly I.

- somethers XOR gates do very different things

"Avoid the Dark Corners"

Building Blacks:

- N-type (needs 1 to gain)

- P-type (needs 0 to goen)


- Pull-up resistor — gain or Zero -> one or corre

-CMOS (complhantery MOS transister)

NOT transister

This of to connect 0 to an X

Not of to connect 1 to an X



Demorgan's Law:
Not (A and B) => (not A) or (not B)

# Class Notes 4/2

-In he seal world, mings take time This can negs himses up big time.

eg Demorgans law:

- In terms of power consumption, zerog cost , lot more. in positive logic. So you often flip to next, re logic (active O or active Dolow), Traditional get a cheshive inverter in decater tools

1 = winph positive voltage (low current)

0 = powerfyl (high current) ground.

You and up seeing "adice low" inputs / Out pots

To build real circuits from discrete logic IC's,
1. look up he chip knowt,
2. hook up paver & ground.

3. Play

MAND -out

-expersive, fragile

& churable, but physics of fast & dies everally)

Next level = print correct board.

Vires = printed into that conduct.

Pro: Discrete transitors => Integrated circuits => bread boards => nire mapped

=> print circuit board.

Later you can even do a FPGA: "Field-programmable gate erray"
Application-specific IC" (see C956) 1
or ENGS31 upload your logic better

To be real, for complex processors:

don't do it by hand:

Program it in verilog or VHDL, and it will get compiled into a circuit.

when somethings open wrong, read he fine grit.

you can use power analysis to wreck saysity.

- Even neasures electro magnetism we mitanay.

4/6/2019 (lass Notes: Binary Base 10: "d3 da d, do" = d, 103 + dat 10 + d- 10 + do 100 Binary = Base 2: "13/2/16" = 13:10 + 2:10 + 1:10 + 1:10° eg brary 1111 = 4. 2+2+12° = 8+4+2+1=15 Famula 2 2 2 d. 2 Binary codal decimal (BCD):
[1]5] (break into 4 digit bin. lecis) a ribble 010 1010 0101 0101 Usually me talk bout bin. It's by breaking hem into 4-bit chicks & hint ven into 4 bit bunks I with about ouch as a hex digit. "d=d2d, d0" = d=. 163 + d. 162 + d. 161 + d0. 160 2's complement, for signed integers -ouse most significant bit as a sign > 0001 = 1 . toot

 Modular grith methic

An you add with signed numbers, it might wrap.

If you add too many's values, you go got overflow is need from many bits than you have

Briggy (me doit write up) 0x7FFFF = 8111 1111 1111

De compliment has also been used. Dig Floating point representation.


- Multibit pin - spritter (taker my 1+ iple inputs too) - Hex Value render

Bilding Conpagnators.
- use Ands
-XNOR each bit together!

4/6/2015 P.2

Functionally Complete: 1 And & Not 2. NAND 3. NOR


How to do tring of Brasy numbers:
Decoder: turns on one of tese output littles doppending
on 2 bits



Generalishy?


### CSSI 4/3/2015

Decoder: take Dimants, get 2° outputs -Seven-segment LED Pisoplay



Most 53.


Meltiplexers:
ne mont some control inputs to decide what
Into input goes through.



Demyltiplexers: Synetric operation?
Multiple Outputs to 1 input Truth Pable AXORB = S AND B=C This a half-adder circuit. But what if I want more turn 2? may need an adder that does 3 5/19 1 (Barmultiple Can habe with a darder D

#### Class Notes 4/15/2015

- combinatorial logic. Out puts depend on current inputs
- cyclic circuits of functions that general well-defined




This is a "SR Latch"


Trying to use 1 switch to controll an SR-latch

From oxillation

Latch attempt:



Here's what we want () Not-0 clash [] Data [ Wen oclock = 0, re the mud gites the Signore input (feed in ones) If clack = 1 Q stores he data - we just built satic memory bit! Logisim cally triste D flip- flog.
- but configured w/ 4 level - trispered clocks. How about a 4 bit remember?




4/10/2015 Class Notes latch vs. flip flop level-trisgered rising else ogly samples at the minent whole the dachis! You switch clock from O to 1 goire sampling Menory: to 23 out you can store & set this Virighte name લરે aldress => [ Forman access Memory compaters usually have a "natural word size" - was 32-6its, now it's 64 yourson sed or write to state in suy order In practice, you have 8-bit glots, 40 you give such , "word" & 4 5 Slots and order do you store by bytes? Ox 1122 3344 (which and goes at he pottom)

Aso, some allignment pregninements (eg. 4-61) word better to

(little embian)

little embien, neve going to ignore alignment issues



SO Reality!

DRAM: u/ capacitors (dage, hister power consumption)

SRAM: u/ flip flops (less douse, but lover power).

Shat reading it doubtoys it must write it again when you read it.

## 4/20 class Notes

Traffic light = FSM approach
we have finite state machine approach
w/ combinatorial logic & memory to store state
controls output & detained next state

-exprogres a "process" as an FSM & build losic circuit to make it happen

"state number" is stored in edge-triggere register
(ombo logic vertex state and spits output / next state
(to be clocked)

we need to Mish about he "instructions"

At step 0: turn N Red off & turn N. 9000 On

Step 1: Turn N. Green off & turn North Yellow On

Step 2: Turn N. Yelken off & turn N. Red On

Step 3: Tiln E. sed off & E. green on 4: Egreen off & E. gellar on 5: Eyellow off & E. red on & 60 to \$50.

13, in offrnetions...
can view as just \$13 bits

unst if instead, we had a magic box
001 to he 13 bits corresponding to step 1...
010 to he 13 bits corresponding to step 2...

Since we only read it, we can abstract this to ROM

Abstracting Ram:

Class Notes 4/22/2015 Menosy RAM Address register Aldress Jus data but -RI Keg. sters bet ne don't really mann niggle te vales. Lets do a six traffic light type of tring. pt. 1 = were moving from advers to a familier.

ot. 2 = were moving from advers to a familier. maybe store In 15 in nevnory. encoded in Huthing man ory registers need some my to indicat, program counter, "IP Instruction points,

Were doog to program monty set stored.

Von Mahmann = save place as data memory

Harvard richitecture = different places.

Von Neumann won w/ x86. But Harvard to geneity.

Class Notes 4/24 The ISA is a hat you play with to write a machine language program on a processor IR= Instruction Register (in ebx) Addressing Modes: Rich Flags Register In 186, move rA, MB => nove rA into rB Inte instruction register, her operand is preferenced.

PC = IP Gustruction pointer)

eg romov1 rA, rB 2. I mediate addressing The value directly follows the instruction MOVI V, B BOFFBE 3/ Absolute -In instruction, ne get in inediate value ne treat as su addition to a value (in Data memory) ne care about on move rA, D [40 rA|F| D] 4- bytest regulars

4. Indirect: ne point to a register, use mat as its address rmmov 1 14, (B) /4/01/A/B 00 00 00 Menery interest of in Me value in rA to nemaly location should in rB 5. | Base + Displacement Address in nemory = Base pointer + offset (eg. looping though toolists) Emmove rA, D(B) Dado Dto value in B C95. Hreg. adrossing 20 12 H polinet addressing tooby rnmov/ 1/2 ecx, (%ebx) ⇒ 40130000000 Immoul % ecx, 0x50 => 40 | Fee 00 00 # absolute Mules 1 % ecx, 4(%ebx) => 40130400000

## Clar Notes

## 4/29/2019

Agenbly = 1-step above binnry Textual representation ul each line as a binnry instruction.

Directives:

. pos = where to start (glowings have one first)
. align 16 = start at multiple of 16
. long preference a 4-byte word
. word = 2-bytes

abyte Immediates start w/ \$

Basic Instructions:

nop = do notring

Alt = stop processor

4 mare operations

inf

Conditional codes is conditional jumps knowns hader what conditions do you do de jumps/ move?
inp [70] = unconditional ile, ine, ige, il, jg, ie C-B P SF P right Cognal C < B > SF XOR OF C = B > ZF C > B > -(SF V OF VZF) V (SF NOF) (see ) ist on event sheet) Real architectures have a "CMP" distriction hat predends to the re go. But desit destroy, The Stack! 2 instructions: pught & pop pushl of push uslue in it onto stacks poll of B remove volon stack E) stack pointer!

Class Notes 4/30/2015 - The stack grows to lower addresses If you pop in empty stack, what happens? Subsoutines

For recycsion purposes, need a stack

call pushes return address (next instruction

ret feturas pos return address 34br L 5461 R Here to set it up!

Idea 8: let's gave and restore tem puch whole state outs he stack (ret. location & Basters you care about!)

Iden 1: who gaves he data? Caller can do it, or callee can do it!

Some architectures have it so all le net. do all the buching / popping for you!