Class Notes 5/1/2015 Think about recursion

T/O
-eg Feyboard Apyt, voltage songers, monton output,
DIA convertor.

General medel of device:

- read some way to encode into - kday it's Unitode of sold tells you must key is pressed

- need some may to say, "yo, I sent you someting"

- some times your processed isn't as first as your devices.

Explicit Med someway & Say where do I won't data le go, instructions where I nout to get it From, etc.

Monosy Por car just real it from menery
mapping Processor addresses he data register of he keybosed
as memory locations
- AKA ID can be read/united to from he address pas
as memory

E) from Patt & patel for 486

(1 x 00 FF F E 00 = beyonard status register

Ath A redy bit indicates new char recieved

T:

84 = trey board data register

KBSR / KBDR Ath A last char on beyonard

O: (08 = Display status reg.

DSR/DDR Device ready for another char

OC = Display Data Beg.

Char written in low bute of his reg

displayed on the school

Ideas.
Polling = repeatedly deck if it's roady. Asynchronous.
"Are your read? Are you ready?"

Class Notes 2/4/2015 X86; he data path - The fortium Chronicles' - history: 8086 > 13 764 1486 + Parting > Pentium Pro-) Parky of I - 4-1600 7 core : 127 -P.4E alled hyperthogodhy. Threading in Software - Inn 2 progs simultaneously on a single processor. -Moore's Law: # of transisters doubles every & peges Became a self-fulfilling prophecy . "Throwing a hail morroy pass, summy deanfield, and Catching it."
-X86 is a "Code Museum" be preserving bycknowness compatability. - much more bilt in logic & multiplication - carry flag added. You can explicitly test & set he flags Hen do he build a machine that can execute the instructions? 1. Fetch (instruction) 2. Decode it 3. Execute it 4. Momery (save pagults) 5. Write back 6. PC update eg OPI rA, rB Fetch i code: ifyn tetch ← M_LPC] M. CPCA 1] rA: iB

F PC 42

ValP

Decode:

val A TR[IA] val B ER[IB]

Execute:

Val Et val BOP val A Set CC

Memory write backs: PC update:

RGBI + VAIE PC+VAIP

The DataPath! (OP example)

-eg. Instruction nemote, fetches icode: if you from PC,

"fetches" r A & iB from PC+1 = ne know hege

& calculate val P, addr of next instruction

- new Decode, take or A & rB stuffed into reg.

Five and getter through the ALM

- take val P & sand it back around to PC

Do to some ser over commands.
Truovi, ismovi, smmovi, monovi, pushi, etc.

Class Notes 5/6/2015 Mrnoul DirB, 1A 50 [A 1B] D Mr Fetch: icode: ifun < M. [PC] rA: rB & M.[PC+1] Val C (- M4 [PC+2] VIP & PC+6 Decole: VolA < RErAJ Val B & R[rB] Execute: Val E + Val B + Val C Memory: val M + My [val E] Wite Back: R[rA] + vil M PC update: PC & Jal P - Note: Pushing he stady pointer pushes he pre-decrementing value of he stacks pointer - No instruction both updates & reads updated value! Cachery & Pipeling & haging Kill his.

Class Notes 5/7 - See he slides to see he micrographitedure - set he valves & Knows correctly for each step of the process. Among of our 486- processor process he process.

-eg rmmoul % eax, 23(6ebx) The FSM: Microinstructions fetch cutter Statebook exercto execute

For mem - mapped io,

4-word RAM

Is he KBSR

TO

Class Notes 5/8 Pipelining:

Til taken time to go known a megg of combinatorial logic.

- It would only take about a third as long to get though a 3rd of your logic iosic | Comb 1 3-2004 clock I I second clocks once you get here, you can set Comb. Log. A to start working on next instruction eg. split into 5 units on 5 stases of processing Two ways of measuring time:
- delay (thre it taken to do instructions) (AKA latency)
- Throughput (instructions / unit time) W pipelming, delay of (more the for 1 instr.) But 3X he throughput (3-instructions @ other)

You can optimize by muny more stages for hother processes.

-A super-scalar processor.

- It's a single process stage w/ more processing stages.

Disadvantases - non-uniform delays (clock-good must be as slow as por Blonest Stage Disney is Life don't chop up casy - Dminishing Retyrns · Doubling mount of pipelhis ! - loubling throughput - Dat9 of your first of lepends on he regult 1) fast, but incollect cesults - Called on hazard. Somantica Dehnsed by Pipelining - one soin is "Stalling" or say on future result - sampution = n'y t does to execution of this prog. moon? From ot opthization states using he assault code in hardware OR compiler. - Pifelining done in suntine & compile the (sometimes)

Class Notes 5/8 P.2

- Control Hazard.

- Value of he zero flag controls pipelizent step

Dion go de wrong way

- Cause naive pipelining will make it soo you don't

know value of 2F.

- Also, must instruction down start after

a conditional jump??

Class Notes 5/11 - C came after B. 101 · high-level laug. close to the agrandler - Fux w/ yas.c The tool chain: C source & header files 666 PR processor reprosessed soulege Source Code -> (symbol table Target rodo synthesis Object module Ohi Clas Cib. Ob. Linker files Executable

Converting C to a standly (at different optimization vals Pugh ang a on to stack before alling.
-maybe return ual on me stack? Spreturn vols in memory registers. Variable 5: Globals: | visible everywhere = init to O · accessed via some master pointer -Locals: visible w/in curly braces · Accorded via gegative offset from % ebp · Bor rept inside a register. tArguments I visible win function Accorded via positive offset from lo elop

And Scratch Class Notes 5/13 - Dr Fines in Le stack! By convention: - %eax, %oedx, %ecx = caller - save - %ebx, %oed; = caller - save IF Stopenents: A. Get X & Y 2. Compare operands 3. Conditional semp to else body 4. Lessther If body & none-conditional sump to done 5. else body 6. done while statements: 1. get conditional var 2. Set witig regult compare c. use to condition 4. Conditional jump to done
5. Body of loop (including changing conditional de conditional jump to body of loop) 6- Done

```
For loop:
for (init-expr; test-expr; update-expr)
mit - expri
 nuite (test-expr) {
    body-statement;
    update-expr;
Losical-and (xingex
 I test 1% edx, %edx
2. Setne % d
 3. test 1 % ecx, heck
 4. Setne % U
 5. and b Yoll, Yoll
 6. MOUZER Yod, YOCCX # => ecx haste backon right
Conditional agricument: (return X<y? y-X: X-y;)
4. get x (intro Freex ret und)
a. get y
4. Subtract x from y (save else case)
5. Subtract y from x into ret val (save if-case as net val).
6. Conditionally move de-case val into octain value
Cor just do quif-else structure).
```

Setting up the frame for functions:

1. puzh sold cbp

2. set current stack pointer to new ebp


3. subtract space from esp for amount of space
you need for local vary (=> local vars at positive
Offset from esp)

4. Do funcion stuff

5. Add space to esp to de allocate the frame

6. pop % cbp (rostor old one)

7. neturn



Class Notes 5/18 Caching: The data that's in your pregioner visible state, takes 0 cycles to get it. Data in external RAM... 50-200 cycles... -compared to CPU speeds, DRAM/new speed getting horse and worse and worse - Caching = have something Expert & closer. But why yet make all of it cached? - we gut fit 911 of men. trere - Get Static Rom cloger -but how do ne figure out what to keep? each the consists of · Block of B bytes - a tag - a valid bit - a <u>set</u> of E lives - Then chacke counists of 5 sets

- Partition address into tag, Set index, offset use set index to find reset use tag to see if any live in that set nations address if se, use offset to find he byte w/n he blooks

#oflito # of sets 6.10 1. 32 1024 4 056 228 002 B+45+b=m C = BxEXSm C B E S 32 1024 8 4 32 **2**. Flavors_ 1. Direct-Mapped
-E=1 => one 1, re per set -multiple sets. (S, E, B, m) = (4, 1, 2, 4) 4ddr m = C $\frac{0000}{0000}$ fag 5.7 $\frac{(t=1)}{000}$ index 5.1 $\frac{(5=0)}{000}$ of fixt 5.2

Can a contract the contract th Jet 01 Set 10 | T Det son need me tag 'cause if tag is 1, Det son need me tag 'cause if tag is 1, Des out place has man 1000, but if have tag 0, trust place mas men 0000,

-

Class Notes 5/18 P.D If valid is zero men you check it, set from mem everything trated go on that line, get be lived tag. But hat's suitty (cause you set conflict misses) 21 pp Fully Aggociative S=1 => Only one set -No conflict misses, but expensive AF 3] Set Associative nultiple sets, nultiple lies You get trade-offs, many - you do start society limitistiz retains...

Class Notes 5/27 -eg bad.yo


John Larget FDEMW

BAD Descent Hinget FDEMW

There get turned to nopos

- gotimizing compilers gets to noird results!


- Branch prediction can be non-trivial




-Processed may juggle instros
-but raw & war de pendencies
-see table from tannen borgen
- Arruming in order of 2 arithmetic egg at a tre
- skipping instros -> 2 githretic egg at a tre

-If you still instro, keep track of what is no mitten to be stripped instro - you can write to "secret reg.s" (reg. renowns) when theire being written to

Class Notes 5/29





Class 5/29 P.D.

- Dimittiple users shring memory.

- Each user pointing to get least 1 one frame

- Dean share similar virtual addrs and map to different

physical addrs.