Data Hazard Demonstration

Carter J. Bastian *

May 2015



(a) Correct Implementation (std)

(b) Incorrect Implementation (broken)

Figure 1: In this step, the `addl %eax, %ebx` instruction has just been fetched by the two different versions. Note that there are two irmovl instructions writing to registers `%eax` and `%ebx` in the Execute and Decode Pipeline Registers respectively.

*COSC51 HW9 Q4



(a) Correct Implementation (std)



(b) Incorrect Implemenetation (broken)

Figure 2: In this step, both implementations' programmer-visible states are still identical as the *addl* instruction is moved into the Decode Pipeline Register.



(a) Correct Implementation (std)



(b) Incorrect Implementation (broken)

Figure 3: Here we can clearly see where the data hazard arises. When the correct implementation decoded `rA` and `rB`, it forwarded the values still in the process of being written by the two `irmovl` instructions still in the Write and Memory Pipeline Registers.
In contrast, the incorrect implementation decoded `rA` and `rB` to be the values written by the `irmovl` instructions from lines 1 and 2 (which have already been written). As a result, there's a disparity between the `valA` and `valB` values in the Execute Pipeline Registers of the two implementations. The incorrect version is using outdated values as its operands.



(a) Correct Implementation (std)

(b) Incorrect Implementation (broken)

Figure 4: In this state, the `irmovl` instruction writing to register `%eax` goes the the write-back stage. The `addl` instruction moves into the Memory Pipeline Register. Notice the correct value of the sum is in Figure (a) `valE`, while an incorrect value of the sum is in Figure (b) `valE`.



(a) Correct Implementation (std)

(b) Incorrect Implementation (broken)

Figure 5: The `addl` instruction moves into the Write Pipeline Register.



(a) Correct Implementation (std)

(b) Incorrect Implementation (broken)

Figure 6: The sum calculated in the `addl` instruction is written back to register `%eax`. As you can see, due to the data hazard, the correct sum of $11 + 12 = 23$ (in hex, `0x17`) is calculated by the correct pipelining implementation and written to register `%eax` in Figure (a).
On the other hand, you can see the incorrect sum of $1 + 2 = 3$ is calculated by the incorrect pipelining implementation and is written to register `%eax` in Figure (b). This displays a data hazard.