

Class Notes 5/1/2015

Think about recursion

I/O

- eg keyboard input, voltage sensors, monitor output, D/A converter.

General model of device:

- need some way to encode info - today it's unicode & ~~ascii~~ ^{ascii} tells you what key is pressed
- need some way to say, "yo, I sent you something"
- sometimes your processor ~~and~~ isn't as fast as your devices.

eg keyboard

Explicit
IO
instructions

Need some way to say where do I want data to go, where I want to get it from, etc.

Alternatively,

memory
mapping

You can just read it from memory

Processor addresses the data register of the keyboard as memory locations

- AKA IO can be read/written to from the address bus as memory

⇒ from Patt & Patel for 486

0x00FFFE00 = keyboard status register

ATA ready bit indicates new char received

I: — { 04 = keyboard data register

ATA last char on keyboard

O: { 08 = Display status reg.

DSR/DDR { Device ready for another char

{ 0C = Display Data Reg.

Char. written in low byte of this reg
displayed on the screen

Ideas.

Polling = repeatedly check if it's ready. Asynchronous.

"Are you read? Are you ready?"

Class Notes 5/4/2015

X86; the datapath

"The Pentium Chronicles"

- history: 8086 \rightarrow i386 \rightarrow i486 \rightarrow Pentium \rightarrow Pentium Pro \rightarrow Pentium 4 \rightarrow Core 2
 \rightarrow core i7

- P.4E added hyperthreading. Threading in software = run 2 progs simultaneously on a single processor.

- Moore's Law: # of transistors doubles every 2 years

• Became a self-fulfilling prophecy

• "Throwing a hail of money pass, running a gauntlet, and catching it."

- X86 is a "code museum" b/c preserving backwards compatibility.

- much more built in logic & multiplication

- carry flag added. You can explicitly test & set the flags

How do we build a machine that can execute the instructions?

Stages of processing: (order like taxonomy)

1. Fetch (instruction)

2. Decode it

3. Execute it

4. Memory (save results)

5. write back

6. PC update

eg OPI rA, rB

Fetch

icode: ifun

$\leftarrow M_1[PC]$

rA = rB

$\leftarrow M_1[PC + 1]$

valP

$\leftarrow PC + 2$

Decode:

$val A \leftarrow R[rA]$
 $val B \leftarrow R[rB]$

Execute:

$val E \leftarrow val B \text{ OP } val A$
Set CC

Memory

write back:

$R[rB] \leftarrow val E$

PC update:

$PC \leftarrow val P$

⇒

The Data Path! (OP example)

- eg, Instruction memory "fetches" code: ifn from PC, "fetches" rA & rB from PC+1 ⇒ we know here & calculate val R, addr of next instruction
- then Decode, take rA & rB stuffed into reg. file and get the values
- then pipe values through the ALU
- write back to the registers
- take val R & send it back around to PC

Do the same for other commands...

rmmovl, immovl, rmmovl, mmmovl, pushl, etc.

Class Notes 5/6/2019

Mr movl ^{Dr(B), rA} _{try}

50	rA	rB	D
----	----	----	---

Fetch: $icode: ifun \leftarrow M_1[PC]$
 $rA: rB \leftarrow M_2[PC+1]$
 $val C \leftarrow M_4[PC+2]$
 $val P \leftarrow PC+6$

Decode: $val A \leftarrow R[rA]$
 $val B \leftarrow R[rB]$

Execute: $val E \leftarrow val B + val C$

Memory: $val M \leftarrow M_4[val E]$

Write Back: $R[rA] \leftarrow val M$

PC update: $PC \leftarrow val P$


- Note: Pushing the stack pointer pushes the pre-decrementing value of the stack pointer

- No instruction both updates & reads updated value!
 \Rightarrow all w/in one clock!
Caching & pipelining & branching kill this.

Class Notes 5/7


- see the slides to see the microarchitecture of our Y86 processor
- set the values & flags correctly for each step of the processing process.
- eg `rmovl %eax, 23(%ebx)`

The FSM:



- ~~See it to~~ where should be 65K one live?

addr.



For mem.-mapped io,
4-word RAM


Is the KBSR

IO

Class Notes 5/8


Pipelining

- It takes time to go through a mess of combinatorial logic.
- It would only take about a third as long to get through a 3rd of your logic w/o



□ 3-second clock

w/



□ 1-second clock

Once you get here, you can set Comb. Log. A to start working on next instruction
eg. split into 5 units on 5 stages of processing

Two ways of measuring time:

- delay (time it takes to do instructions) (AKA latency)
- Throughput (instructions / unit time)

w/ pipelining, delay ↑ (more time for 1 instr.)
But 3X the throughput (3 instructions @ a time)

You can optimize by having more stages for harder processes.

- A super-scalar processor.
- It's a single ~~process~~ stage w/ more processing stages.

Disadvantages:

- non-uniform delays (clock speed must be as slow as your slowest stage).

⇒ waste of time. Life don't chop up easy

- Diminishing Returns

• Doubling amount of pipelining \neq doubling throughput

→ Data

• what if next op. depends on the result of your first op.?

⇒ fast, but incorrect results

- Called a hazard. Semantics \Rightarrow changed by pipelining

- one ^{data} soln is "stalling" or ^{we can} ~~stop~~ on future result.

- semantics = what does the execution of this prog. mean?

⇒ Lots of optimization starts using the assembly code in hardware OR compiler.

- Pipelining done in runtime & compile time (sometimes)

Class Notes 5/8 p.2


- Control Hazard.

- Value of the zero flag controls ~~pipeline~~^{next} step
⇒ you go the wrong way
- Case naive pipelining will make it so you don't know value of ZF.
- Also, what instruction does start after a conditional jump??

Class Notes 5/11

- C came after B. lol
- high-level lang. close to the assembler
- fun w/ yacc.c

The tool chain:



Converting C to assembly (at different optimization vals)

Push args on to stack before calling...
- maybe return val. on the stack?

Sometimes though, to optimize, store args & return vals in ~~memory~~ registers...

Variables:

Globals:

- visible everywhere
- init to 0
- accessed via some register pointer

Locals:

- visible w/in curly braces
- Init to ??
- Accessed via negative offset from %ebp
- ~~FOR~~ kept inside a register.
- OR optimized away...

Arguments:

- visible w/in function
- Accessed via positive offset from %ebp

And scratch
✓

Class Notes 5/13 p.1

- "Frames" in the stack!

By convention:

- %ecx, %edx, %ecx = caller-save
- %ebx, %esi, %edi = callee-save

IF statements:

1. Get x & y
2. Compare operands
3. Conditional jump to else body
4. ~~less than~~ If body & ~~non~~-conditional jump to done
5. else body
6. done

while statements:

1. get conditional var
2. Set initial result
3. compare c. var to condition
4. Conditional jump to done
5. Body of loop (including changing conditional var & conditional jump to body of loop)
6. Done

For-loop:

for (init-expr; test-expr; update-expr)
body

=

init-expr;
while (test-expr) {
body-statement;
update-expr;
}

Logical-and ($x \leftarrow \text{in } \%ecx$ & $y \leftarrow \text{in } \%edx$)

1. testl %edx, %edx

2. setne %dl

3. testl %ecx, %ecx

4. setne %cl

5. andb %dl, %cl

6. movzbl %cl, %ecx # \Rightarrow ecx has the boolean result

Conditional assignment: (return $x < y ? y - x : x - y$;))

1. get x (into %eax ret val)

2. get y

3. copy y

4. subtract x from y (save else case)

5. subtract y from x into ret val (save if-case as ret val).

6. Conditionally move else-case val into return value


(or just do an if-else structure).

Class Notes 5/13 p. 2

Setting up the frame for functions:

1. push old ebp
2. set current stack pointer to new ebp
3. Subtract space from esp for amount of space you need for local vars (\Rightarrow local vars at positive offset from esp)
4. Do function stuff
5. Add space to esp to de-allocate the frame
6. pop %ebp (restore old one)
7. return

The address space:



Class Notes 5/18

Caching:

- The data that's in your program visible state, takes 0 cycles to get it.
- Data in external RAM... 50-200 cycles...

- Compared to CPU speeds, DRAM / mem speed getting worse and worse and worse

- Caching = have something faster & closer.

⇒ 1-30 cycles

• But why not make all of it cached?

- we can't fit all of mem. there

- Get static Ram closer

- but how do we figure out what to keep?

each line consists of

• Block of B bytes

• a tag

• a valid bit

- a set of E lines

- then cache consists of S sets

- Partition address into tag, set index, offset

use set index to find set

use tag to see if any line in that set matches address

if so, use offset to find the byte w/in the block

6.10

of lines # of sets
↓ ↓

1. $m = \text{address space}$ $C = \text{cache size}$ B E S t s b
32 1024 4 1 256 22 8 22

$$\Rightarrow t + s + b = m$$

$$C = B \times E \times S$$

2. m C B E S t s b
32 1024 8 4 32 24 5 3

Flavors

1. Direct-Mapped

- $E=1 \Rightarrow$ one line per set
- multiple sets.

eg

$$(S, E, B, m) = (4, 1, 2, 4)$$

Set 00	1	0	1
Set 01			1
Set 10			1
Set 11			1

Addr	tag bits ($t=1$)	index bits ($s=2$)	offset bits
0000			
0000	0	00	0
1000	1	00	0

can only live here

same w/ 2 though...
but you need the tag 'cause if tag is 1,
that place has mem 1000, but if have tag
0, that place has mem 0000.

Class Notes 5/18 p.2

If valid is zero when you check it, set from mem everything that'd go on that line, set the line's tag.

But that's shitty (cause you get conflict misses)

2] ~~Full~~ Fully Associative

$S=1 \Rightarrow$ only one set
- No conflict misses, but expensive AF

3] Set Associative

multiple sets, multiple lines

you can still get conflict misses

You get trade-offs, though

- you do start seeing diminishing returns...

Class Notes 5/27

- eg bad.yo

xorl

jne target

BAD \$0, %edx #target

target + 1

F D E M W

F D E M W


F D E M W

F D E M W

these get turned to hops

- optimizing compilers gets to weird results!
- Branch prediction can be non-trivial

branch-history FSM:



- Processor may juggle instrs
- but raw & write dependencies
- see table from Tannenbaum
 - Assuming in order \rightarrow 2 arithmetic ops at a time
 - skipping instrs \rightarrow 2 arithmetic ops at a time


- If you skip instr.s, keep track of what r.s are written to by skipped instr.s
- you can write to "secret reg.s" (reg. renaming) when they're being written to

Class Notes 5/29


Privilege



- simplest version: storing 1 bit in processor (flip-flop)
 $0 == \text{"privileged" (AKA kernel)} \Rightarrow \text{CPU has privilege}$
 $1 == \text{"unprivileged" (AKA user)}$
- require privilege to do certain, special, important ops.
- establish controlled ways in CPU from changing from user \rightarrow kernel & back
- ring 0 = priv. ring 3 = user

Traps/Interrupts/Exceptions:




1. Interrupts







Memory Management Unit (MMU)



Example: Single-Level Page Table

- 32-bit addr. space
- 4 kB page size



0? = valid bit
R? =

Class 5/29 P. 2

- \Rightarrow multiple users sharing memory.
- Each user pointing to at least 1 own frame
- \Rightarrow ^{can} share similar virtual address and map to different physical address.