#### Textbook Notes 3.7-

Procedures

The postion of stocks allocated for 1 procedure = stocks frame

- soes p = frame pointer at bottom

- soes p = Stock pointer at top

fift

Hutter arg n

(aller's frame (P)

+4 return address

-4 rocal vers, & toures

(aller frame (Q)

Arg. brild area

(aller frame (Q)

Arg. brild area

a giso uses the stack for local variation to girl be gaved in registers. AFA if:

- not enough registers for all local dat

- some local vars are pograys of structures

- ru address operator & 3 applied to a please var (50 we need to generate an address for it) Tegister use conventions:

- % eax, % edx, and % ecx = caller sive

P no need to worry about overwriting dean

- % ebx, % eqi, & % edi = callee - save

P if you fux wit dan, save ear first.

So it paire about to call some procedure de you have a up (y)
you need after, you can

1. store y in your stack frame (alter save) OR
2. store y in a callee-save register so you know
if I be here after.

-Note GCC allowers alocates a multiple of 16-bytes for a frame Cincluding 4 bytes for old rebp & 4 bytes, for ret address?

Recyclian:

- Huse convention = recyclin = possible

forct: #int react (int n) = n!

August to ebp

anous to be abx # collect and

find th, beege # allocate u system to stack

mouse find th, beege # network to the conse

this first to ebx # set one

sile but # 15 bite (one?

Text = 1(8,05x), sex # compile n - 1

and sex (soesp) # put n - 1 into top of stalks } recycling

cold facility of eax

Textbook Notes 3. D. (p.a) &38

addle \$4 %, esp } wrap-up

popl soebx

popl soebx

ret

Array Allocation & Access!

For data type T & integer congler t N,

T A[N];

T A[N];

L= size (in bytes) of T

AND D.) Maken At x = pointer to first clam in 916.

-Attaching A[i] = x + L\*; i \( \int \) i \( \int \) N-\[ \]

- Per are menory addressing tribs for arrays in IA30 etg: believe E , Seex & i , and E = array of into good => moul (% edx, boecx, 4), beeax

protice => move E[i] into boeax

pointer mithratic

(A+i) = A[i]

Nested Arrays; int A[S][3]; fyedef int row3-+[3]; rows-+ A[5]; Fixed-Size afrays:

H define N 16

typedet int fix \_ matrix [N][N];

D many @ amengly-level optimizations.

Variable-Size arrays:

-ne can do variable-size arrays

int val-ele(int n, int A[n][n], int i, inti){

return A[i][i]; }

Text books Notes 3.9 Heterogeneous Data Structures

- struct creates a data type Mults a group of

lossibly different data types.

- compiler knows he byte offset of each field

- selection of flield occurs solely a compile the

machine code has no knowledge of data structures

Unions:

- allow siyle objects to be referenced according to

- allow single objects to be referenced according to multiple types.

union 438

char c;

int i[2]; > 43 0 0 0 8

double vi

refer to the same meanory block in the some have

- Good for 270ing space, but can lead to nasty bugs eg. of lata type with mutually exclusive fields: (bin. troe) union NODE\_UE

struct ?

union NODE\_U \*left;

union NODE\_U \*right;


3 internal;

double data;

You can do some cool motherfacting things w/ mines
- some systems place restrictions on addressing
(regniting each address start at a multiple of 2, 4, or 8).
- Also data alignment => major improvement.
- Malloc uses to return a pointer that II work on
the worst-case machine (regulared 4 or 8 th alignments)

3.12 Out-of-Bounds new references & Buffer Owith - Since C doesn't a bound-check at pointers & 1009/ vars are stored on one stacks out state info, we can set bad program errors

eg. Buffer overflow:
- stringlate army allocated on stack, but size of
string exceeds space allocated for the array



budgedx | Dad goelop = tot can't reference bed varg of paraus | bed let addr = jumps to unexpected location in the program.

#### Textbook notes

3.12 p. 2 -gets, stropy stroat, & spritt can all generate a byte sequence w/o being given any indication of the size of deatherstrand buffer -Or you can feed the program a string w/ the byte enceding of some executable code (exploit code) I some extra bytegitzat overwrite he return address w/ n ponter to be exploit code.

· eg call to start up a shell program.
Of do sometriz, restore code, and return like horal... - worm = progrant can run on its own & propogate to der makes - virus = addo an to over programs (including USS).

#### Defense against one dolla Alts:

1. Stack Randonization

- chasts hememory location of the stades from one programion to another

- Fetere it was uniform of one afterly wolks on many machines => security monoculture.

- worths by allocating randon runnit of space 0-1 byten on the stack at the spart of a program.

- 9 by alloca 1) this space not used put e program, but all locations are offset by mater It.

-cg feet W my 09

- this has become standard practice in linux systems

- part of a larger class of techniques: address-space tryent making

- entirely different mapping of memory locating is

ent running

- But, descritater can over come by prote force attempts up different addrs.

"IL trick is to include a long sequence of "nops" before the exploit code (AKIA a "nop sled")

Diffue prog lands any were in there it inst slides to the exploit code

- Bridge a randomly generated "Canary" bit local butter

de me rest of the stacks state.

- Before restarts register state, verify equally total is

what it should be. If not about all error.

- GCC does this by default but can be overridden

3. Limiting Executed Cade Regions to the stack,
- By don't give execute paraissions to the stack,
- But some prosons have to dynamically generate & execute code. eg comes interpreted lauguages (like java)

# Textbook Notes 6.0

- In reality, memory systems = hierarchy of storage devices who different capacities, costs, & and access times.

· CPU Registers hold most frequently used memory

" cache memories = small, first, nearby CP4, storing gross for the

· Main men = large, slow disking.

returned men = disks or topes of other machines connected by

- Registers = O cycles

-cache = 1 - 30 cycles

- main men = 50 - 200 cycles

- disk/ external = 10's of millions of cycles

- Frequently uge closer memory

6.1. 4 Storage technology Trends

- Price & performance Hade-offs

Stam Foster Man DRam Gaster Man disk

Stam coata more Man Dram coatamere Man disk

- But price & performance properties of different storage technologies are changing at very different rates.

The 1980, cost & performance of SRAM have improved at papert the same rate.

- 9000050 & by factor of 200

\* cost/negrote & by factor of 300

-Byt not 30 for DRAM

cost lang & by factor of 130,000!

recess time & by factor of only 10.

-Dish = even more so!

cost lang & by factor of 1,000,000

coccess time & by only tactor of 30.

-CPU cycle the & by 2500 x

coffecting cyclin time divided by # of corossor (coross) & by 10,000 x

-Gop b/t CPU performance & DRAM performance is nidenty.

Text books Notes 6. 2 Locality

- Locality = non programs reference data items but

are now other recently referenced data items, or

that were secently referenced themselves

Dituge impact on basish & petarmance

- temporal locality = if it's ref. I once, it's likely to

be ref.d again multiple times in near future.

- spatial locality = if it's letd, nearby memory will

likely be refd soon

- that during locality = captal reacony

Locality in data feterence:

- Cansider a looping through each elem in allay to

-Consider a looping through each elem. in nilay for suming this is "stride-I reference pattern or "sequential Pet!"

"Stripping bevery the dem. I stride-to reference pattern.

"This is big for multi-dimensional arrays

access all closure, of I row here next row I good. Stride-I

"AKA row" mojor order

Locality of instruction fetches:


- For 1000 = good spatial locality

'Cause instris held in segmential memory blocking

- Also good temperal locality

- Conne instris the repeated. O

- Smaller loop body + Titerations > A locality



-cache hit = when we need I from level kith it's stred in level K
-if not, Cache miss. I K fetches & stores, the data from Kith

"Maril bly overwriting a block if cache is full.

Tempty cache = cold enche. D) compelsory / cold misses.

- when here's a miss, cache needs a place ment policy, (where he most flexible = let he blocks be street my where.

This = the expensive for hish-level caches

Destrictive placement policies

- but restrictive policies D) conflict miss.

- Also, capacity misses

-Also, Capacity nisger, when each phase has some reasonably constat set of cachebooks (the working set) that's too bis to fit in the cache.

# Textbook Notes 6.3 dd & 6.4 - This is the temporal despatial locality noth. temporal cause recent access tits still in cache Spacial cause it its close in man be block might include it in cache 6.4 Cache menories -L1 cache ~ 2-4 clock cycles -95 990 5/t CPU demin wem. glors, more lawly oldly \$22 ~ 10 clocks, L3~30-40 clocks cycles consider computer system w/ m-bit nemory addresses. > M = 2" unique addresses - A cache organized to 5=2° cache sets - Each set = E cache lives - Each live = block of B = 2° bytes a valid bit, & t = m - (b+5) to bits that uniquely identity he block groved in the cache like. $\Rightarrow$ (S, E, B, M) = C=sice of cache = 5x Ex B 5=2 2+5 | 2+5 | 2+5 | 2+5 | 2+5 | 2+5 | 2+5 |

Direct-Mapped Carnos
-E=1 (I) he per set)
-conflict uisses > thrashing!
-conflict u, isses > thrashing! for (i=0,0=0) (< N, j< M; i+t, i+t) {
Sym += 09[] * 6[5]
of a [0] 79[3] usched, hen overwritten by [0] 7613
Dovernithan by a [1] > a [4] => etc.
-This is especially important for arrays, with size
To fix, add an coupty buffer after army the
arrays page to different cash sets.
set Associative:
- E> 1 => tag bit selects he line.
· Fully Associative:
$5'=1$ $E = S_R$
- This is computationally expensive AF
Cadre writing in more complicated:
- write trough = updating flevel updates all the lower ares.  1) huge bug a/ pach write.
1) hyse bys of pach write,
- nrite back = only write it to be next level when
that I'me in me ciche is peplaced.
I eache must have "disty bit hat indicates if her
- nrite back = only write it to be next level when that lind in me cache is perfaced.  The cache must have "dirty bit hat indicates, if that line has been modified.

```
Textbook Notes 6.4 ctd
-what about write misses?
  "asite-allocate" > load block from lover level, hen affecte
 "no-note-allocate" => go directly to lover level.
- write trough caches = no write allocate
- write-back cachen = write-glocate.
   aggan mis style when programming
-repluosed:
 · I-caches & D-caches = Separate (and I = read only).
- Mersyriz Cache Performice
 1. Might rate (# misses /# paterouas)
 2. Hit rate (1- ming rate)
  3. Hit the (the to deliver anordin cache to CPU)
 4. Miss penalty (additional time after a miss)
  + Cache = Phit rate, + lit time

+ Block Size = + hit rate for gostial locality but less lives
      Shit rate for temporal locality.
   · Nodern cades = 32 - 64 bytes
     1) A ming paralty
A Asscirtivity (4E) > & Haghis, Fourt, & speed, Truits penalty
```

- write through = Timpler + use rapple buffer 13 & wise parally

Twite back is legg transfers (here important on levels)

6.5 unting cache-fregally code -Good locality is + miss rate = Proster - Gai telhesi 1. Make the common case go fost. 2. Minimize # of cache misses in each inner loop cache term in by reg. File (temporal locality) -Stride - 1 ref. patterns are good gake cacles at all luts of mem store data as contiguous blocks (spectial rocality) 6.6 Patting it Togother - 15te a prog. rends mon data from nen = rend troughput or read bandwidth. (MB/s) - Dig menory wountable code (0.622) · A size of themporal locality · Astride of Spacial locality Read thoughput -end computers numery mountain is unique! It ridges corresponds to regions of temporal locality where cutre set fits in L1-3 cache lawin nem.
Full order of magnitude b4 L1 lidge & lovest might mem - My be explost locality a getting your program to wolln's he peaks, not be valleges

Textbook Notes 6.6 ctd. Class Notes 5/20 Reallyughs Loops to & spatial Locality Consider multiplying 2 nxu matrices ider multiplying 2 C = AB  $\begin{bmatrix}
 C_{11} & C_{12} \\
 C_{21} & C_{22}
 \end{bmatrix} = 
 \begin{bmatrix}
 q_{11} & q_{12} \\
 q_{21} & q_{22}
 \end{bmatrix}
 \begin{bmatrix}
 b_{11} & b_{12} \\
 b_{21} & b_{22}
 \end{bmatrix}$ P c = 9 . b , + 9 . a b > 1 C12 = 911 b12 + 912 bas Car = 901 bn + Qaa bai Cas = 901 pis + 900 pos 1) 6 functionally equivalent ways to es ish (1=0; < n; 144) for (i=0; i/n; i44)? sun = 0.0; for (K=0; K<n; K++) Sum &= A[i][K] \* B[K][j]; C[i][i] += sun; Regults: "Miss rate = better predictor of performetry total # of mounty accesses, -Good locality > constant speed at high levels of n - cause intel programmers sunst as shit is mad stride- a oftimization

In secretal:

1. Focus on inner loops (buth of computation of memory accesses)

2. maximize sportial locality (read data objects segmentially up stride h).

3. maximize temporal locality by using data object of often on possible after readily it from mean.

Text book Notes 4.5 Pipelihed 186 -let's pipeline by adapting SEQ Diffirst change computation of me PC dilith he fetch stage

45.1. Regfranging the Computation stages (SEQT)

- PE updates gotten come at the start "SEQT"

-make it compute one PC val for the current instruction.

- just grow; t retining

4.5.2 Jugethy Pipelme Registers

Addy registers both one stages

All F holds predicted val of prog. counter

Al D bit fetch & decode. holds into bout most

recently fetched instr. for edecode

31.E bit tecodo & execute. Info bout recently decodal

instr. for procexecute

4.W bit execute & memory. Info bout recently executed

instr. for him stage & structure contitions & bouch

terisers for conditional jumps.

5.W bit man & feed back point supplying computed

regults to reg. file for writing & neturn addr. to

the PC select lesic but ret., instr.

- need multiple copied of signals like valC, sich, & val I,

- M\_stat = state coming at stored at M Mipeline res- mastat = state signal somerated by menory stones control lexic block.

note ne merge @ into val A for pipoline reg. E by choosing eiter val P from reg. D or val read fro Apost of reg. file. . reduces grown of state carried to 1995 E &M - ne gla des associate a status code al cach bat. Gor exceptional events.

@ New PC Instructions; - he must be get be next PC right after calculates he cultont Done (rould > hroughput of 1 instr./cycle) -But if fetched lugtr. is conditional branch we don't know whether or not to take it till after instr. tyling execute stase. -If instr == ret,

until instr. passes have Mass ne last hun where to go

- Bogiten mege, · for call disup, it's val C for others it's Val P. ue can predict somether condition jup will be taken (PCK 4) or not (PC = valP), but we need to deal with De Case in which were wrong

- This = branch Prediction. · lots of wild 595teers " well againe conditionals are always taken ... CICK unic Text book Notes Ch. 4.5 p.2

- thin strat = "always taken" = 60% success

'hever taken" = 40%

"backanoda taken, forward not taken (BTFNT) = 65% success

(trink about 100ps.

-a/ return, we just down process are more instris

antil ret instr. pases mough write-back stage.

45.5 Pipeline Hazards

-data hazards & central hazards

eg Prog I

0x000 ; moul \$10, %edx FDEMW

0x000 innoul \$3,%eax FDEMW

0x000 nop

0x000 nop

FDEMW

0x000 nop

FDEMW

ex 00f addl %edx

eney addl. Jecodes, seedx &seexwithen

0x000 irmov \$10, % edx 5 D E M W
0x000 irmov \$3, % eax 6 D E M
0x000 nop
0x001 add 1 %cdx, yo eax

E D

FDEMW
FDEMW

FDEMW

When addl. decoder, neite 1 % edx of % ear

nritten yet

wrong regult.

Enumerates classes of data hazards;

1. prog. reg.s — Cause reg. filo read in 1 stage, united in auster

2. Prog. Counter — conflicts b/t updately be reading prog. counter

Decition hazards. Deciction in injuredicted browners

ret instruction "exception handling"

3. Meanory — reads/nrited occur, in 11 stage in account it counters self-modifying cole...)

Curless self-modifying cole...)

The confirment in execut, in execute linen

in no hazards

5. Status reg — enables exception handling

Poverall, we only need to norry bout reg. data

hazards, countrol hazards, & exception handling.

4.5.6 Stalling

- Holds brick note: s in the decode stage until into the state of t

### Text book Notes 4.5. p.3

4.5.7 Forwarding

- Rustend until write in complete, it can pass to
value about to be written to pipeline reg. D as to
some operand.

- or even the val M\_val E to pipeline reg. D

- this passing of regult value directly from I pipeline stage
to gu earlier one is "data forwarding"

= qualda stalling, but additional data connections + restrollogic

- Can be used for values senested by ALU & destred for with port E.
-Or for values read from mom. I destred for with port M.

- AhA From: (e\_v1= m\_va|M, M\_va|E, W\_va|M, & W\_va|E)
to: (va|A, va|B). for decode-state logic to determine
which val & use (from res. file or a forwarded val?).

Text book Notes 4.5.8 Load/Use Data hazards

- One close of data hazards can't be handled just by forwarding course men reads occur lake in pipeline.

-eg

when minori reads up them yo eax while next histi

(eg addl) are needs this as a source operand

- This can be solved by combining stalling & forwarding

- This is called load interpolitic.

• b/t forwarding & load interpolitic, all data hazards are solved.

4.5.9 Exception Handling

- Exception instinction = instr. Garging he exception

- eg halt, invalid addr, & invalid instr.

- here, all instr.s prior homes should conde

& none after should effect programmer-visible state.

- In bisser system, ned invoke an exception handler

-In pipplined, it's tricky

1. Can get stipphienes trigget by multiple instructions of
the same time.

eg halt in betch stage, invalid Aman addr. in newsystage.

which do no report? usually me in the fulthest stage

2. Instr. is fetched, causes exception, but later is canceled due to misponedicted branch.

Text books Notes 4.5 (p.4)

3 Dinstr. following excepting instr. follows alters

prog-visible state before excepting instr. completes.

- he can avoid all here problems by herein exception honding logic into the pipeline structure to state code in each appeline register.

- that exception states propagates through pipeline w/ the reat of the disto for that instruction untill the write-back stare.

- then the control logic stopes execution

- upon discovery of exception in Mon or write-back, charges to CC reg. and data memory are disabled.

- This strategy solves all three problems

Text book Notes 4.5.10 - Cycles Per instruction (CPI). · Aug. # of clocks cycles to ben to do 1 instr. · Recipiocal of he aug. Mronghput (in picosos)  $=\frac{C_1+C_0}{C_1}=1.0+\frac{C_0}{C_1}$ C:= instr.s, Co=bubbles, = = bbbles/Ainstr. = 1.0 + 1p + mp + rp

(p = load Foralty = quy, freq. which bubbes inserted while stalling for load / use hazards mp = misperioted bounds pountly = and freq a/which bubs injected when cancelling instris rp = return penalty = 149. feg. which bubs injected for ret ist.

Carige	None	Instr.	Coud . fleg.	dubs	Product
Loudage	PP	,25	,20	i i	0.05
miquelict	MP	, <b>W</b>	,40	2	0.16
return	rp	,00	1.00	3	0.06
Total paulty					0.27
	COT	1 1 mm			

- Note migprelieted stanches = more him half his poughty

In fright bysines 9 - Mylti-cycle instris - 3 3x yder for int. division - self-modifying code. - Interestry w/ he man system - ne use distant address ms. = 40 75 me 1-9 che nem. 16655

### Text book Notes 8.1 exceptions

- Partly budware, partly 05. -exception = absupt change in he control flow in response le some change in the processor's state.

- In I carr (encoled in various bils) change in Thate = event - Event egs: # 949 listed by processor - viltus) venoy page faut -grith metic over flow -div. by D. - System ther good off - I/O request completes.. - events indirect proc. call (exception) = exception to be (imp toble) => 05 submuthe (exception houdler) 1 of 3 higs: 1. ret. to I am ret. to Inext 3. handlor aboths he pragram. - starting addr. of exception table = in the exception table base register. - Non called, ret. addr. purhed on to stack. A processor state. Gr restoration. (if castal 7 ternel, pushed on to Kernel's stack)

Note: 545(91) function => do said function in thernel mode (impt it you've doing things requiring permissions).

In Linux: 256 exceptions
-0-31 = Linux IA32 hethed: 32-255 = 05
-0 = d.v. err = fault. -14 = fage fault. -11 = seg fault
-128 = sys call (AGA OX80)

- seg Rout = ref. to underived array in viltual mem. or tryin to aside 10 a sead - only text seg.

-1 = exit, 2 = forts, 3 = read, 4 = mite 5 = Open, 6 = close 7 = noigh;

48 = execue, 20 = get pid, 37 = 15:11, 29 = particlerit for sig.)

27 = alarm

- sugar Calls made and app w/ a trap instr. Called int in lands, of senial)

- see Ne table in hist / include / sys/syscall. h

- Gologo and can use syscall function, but its rave.

organily use a wapper function

organily use a wapper functions

## Textbook Notes 9.1

mem. - Villad mem.

· Avoid mem. conflicts.

-> 3 important benefits:


1. 4969 min money efficiently (treting it as a mobel for an addr. space stored on dists.

2. Simplifies Men. management (providing each process w/ auniform addr. space)

3. Protects addr. space of each ADC. From corruption by alas.


- virtual men. = contral (all-peruagive)

- Wit nem. (UM) = ponerful. & druserous



-n/ GOVM, CPu. generates - virtual addr. (VA), which is converted to he righ PA before bety sent to MAM.

- The convorsion = roder translation
using a memory management unit (MMU)
rugity a look-up table stored in main mem.
"contents of which are managed by he OSI



9.2 Addr. Spaces - an addr. space = ordered sees of nonpoge int. addr.s 30,1,2,...3 - If consecutive, it's a livear addr. Space - In VM. cfu generates virtual addr. s from addr. space of N=2" addr.s called "virtual addr. space". 201,2, ..., N-13 - size of an addr. characterized by # of bits needed to represent the largest addr. In hit not spice Country 32 bit or 64-6it) - 150 a PA space. M-bytes 30, 4,2,... M-13

567 Non volatile memory

- DRAM & SRAM = Nobative (lose into it supply vollage of) - Nen- uo latile mon. s retain in Fo
  - ROMS
- FROM = 1 moite (fago n/ each mean. ce/1)
- EPROM = crashble PROM = can be rensitten an order of 1080 X
- EERROM = electrically EPROM = order of 10° tres
- flashman. = fast, nonvolatile Strase.

  eg solid state dish (SSD)
- -Pregrang growd in ROM = FIRM margo (eg boot programs) &BIOS (Bagic I/O sygton)

