Text book Notes 2.1.7Intro to boolean Algebra N = not, S = and, I = or, A = anx or

we can use these bit wise parapers on bit strings. $A = [A_{n-1}, A_{n-2}, ..., A_{n-1}]$ $A = [A_{n-1}, A_{n-2}, ..., A_{n-1}]$ where $A = [A_{n-1}, A_{n-1}, ..., A_{n-1}]$ $A = [A_{n-1}, A_{n-2}, A_{n-2}]$ $A = [A_{n-1}, A_{n-2}, A_{$

4.2.1 Louis Gates in Hardware Control language
Processor designed notated w/ Verilog MADL (like languages)
- room for an XML language for processor design)
- Basically

C.551 Text book Notes 75:64 for powers of 2 x=2048=2" = n=11=3+42 ## +45 = n i= D => leading 1 3=# of Zeros 1=1 => leading 0 1=2 => leading 4 1=3 => leading 8 2048=2" 11=3+4*2 => ledy 8 => 0x800 To convert they dec to Hex,
divide x by 16 E7 quotient g, rounder r.
hex(r) = least sig digit hen report on Q \Rightarrow 314,156= 19634.16 +12 (C)

 $\frac{2.2.2}{B2U_{w}(\vec{x})} = \sum_{i=0}^{N-1} X_{i} 2^{i}$ (Bitary to unsigned of length w What is to wax $\frac{1}{A} = \frac{1}{A} = \frac{$

Define Bally as Quimapping
Bally: 30,13" -> 30, 2"-13

a bisection - unique value to each bit vector of we each int. b/+ 0 and 2" has a unique bin.

2.2.3 Twos-conflowent Encodings

Defre most significant bit to have negative weight.

BOT (X) = -X_N_1 2^{N-1} + \sum_{i=0}^{N-2} x_i 2^i

Range:

TM:\(n_N \display = -2^{N-1} \)

 $TMax_n = \sum_{i=0}^{N-2} a^i = 2^{N-1} - 1$ so $B2T_4: \{0,1\}^n \rightarrow \{2-8,7\}$. Also a bijection

Note | TMin | = | TM ax | + 1 | UM ax | = ITM ax + 1 | -1 in two-comp. = Umax = 0x FFFF

Textbook notes ctd.

Almost all machier require 2's comp representation of signed ints.

Pese limits set in file </ri>

Nese limits set in file
Imits. h > in (library Lorresponding to Tmax = INT_MAX, Tmin = INT_MIN, UMax = UINT_MAX.

E for portability in C, check out Std int. h7 w/ int N.t...

2 & set of macros w/ INTH_MIN, ... etc. (p.63)

Two alt appresentations:

1. One's complement:

Some on 2, except most sig bit has neight - (2^{w-1}-1)

instead of -2^{w-1} e B2O_n(x) = -X_{w-1}(2^{w-1}-1) + \(\tilde{\sigma}\) xiz

2. Sign - magnitude.

Most sign bit = sign to determine wheter over bits get

for itive of negative neight = x (4^{w-2})

Both => multiple representations of B. S. (-1) " (\subsetex x. z')

ones comp. = outdated
ne use sign-magnitude out floating point His

2.2.4

in C, bu can cast by dif. numeric types.

-Doing so > same by, but reads diff.

Matre natical relationship: $T2U_{N}(x) = \begin{cases} x+2^{n}, & x<0 \\ x & x = 0 \end{cases}$ 13.

U2 $T_{N}(x) = \begin{cases} u & u<2^{n-1} \\ u-2^{n}, & u \geq 2^{n-1} \end{cases}$

1

-

Textbook Notes

2.3.1
- Strange things can happen ut finite computer svitametic
- Strange supports infinite

Unsigned Arithmetic:

Consider X,y St. 0 \(\times \), $y \in \times^{n-1} \) (als A w-bit His)

BUT X+y could be <math>0 = 2^{n+1} - 2 \Rightarrow n+1 - bit$ Thus ne do modular arithmetic.

Drop he leading digit (AhA, if X+y > 2ⁿ, X+y >> x+y-3ⁿ, x+y-3ⁿ,

x+y=21=10101 $\Rightarrow drop leading 1 \Rightarrow 0|0|=5$ 21-2''=21-8=5=(x+y)%2''

AKA It overflows.

full intresult cannot fit w/in reword size Inits of teddatype when operands sum to more than 2

Define two operation

X tw y = { X ty - 2w, 2xxxy < 2w }

Let's say = x th y

if s< x, we know overflow occurred.

This forms abelian groups dentity element O consider set of w-bit unsigned #5 w/ +" => - "X + "X = O, when x = 0, it's donly o $\Rightarrow -\frac{4}{\omega} X = \left\{ \int_{-\infty}^{\infty} X \right\}$ X=D for 0 \le X < 2" $\chi > 0$ (Trey must add to 2") additive inverse of X eg 5=0101 => 16-5=11 11 4 2 = 0 Two's Complinent Addition (2.3.2) -Given x, y in =2"-1 \(\in \tau = 2"-1 \)
-2"\(\text{xy} \leq 2"-2 \) (could require will bits to represent) - Wolfis he some exact way w/bits as unsigned sum, Mus => to neigd regults > x + thy = 42Th (T24h(x) + th T24h(y)) = U2Tw ((x+y) mod 2") $x + \frac{n}{4} \lambda = \begin{cases} x+\lambda+3^{n}, & x+\lambda < -3^{n}, \\ x+\lambda & -3^{n},$ positive our fac -2~1 < x4y < 2~-1 x41 < -3 -1 negative overflow eg 4bit 2's comp addition: (-8)+(-5) = -13 (42") = -13 +16-1013 weathy off a 1 = adding 2" [1000] + [1011] = [10011] = [001] 5 + 5 = 10(22") = 10-16 = -6

[0101] (= [01010] [1010] [1010]

ï

Latty offa Zello to ald rubtrating 2"
(Course repositive & +neg. 58)

Fext book Notes 2.3.2 etd.

Note, if x by me negative, but x to y >0, negative overflow x by are postive, but x to y <0, positive overflow

R.3.4. Unsigned Multiplication:

Of for Ofix, $y \leq 2^{w-1}$,

X'y could be up to $2^{w} - 2^{w+1} + 1 \Rightarrow could take 2w bits.$ Unsigned multiplication takes he lower orde w-bits

The product modulo 2^{w}

 $X \stackrel{\text{An}}{=} y = (X \stackrel{\text{A}}{=} y) \text{ mod } Q^{w}$

6.1 Textbook Notes

Static RAM'= fast & more expensive man dynamic RAM(DRAM) SRAM = for cache memories (4 few MBS)

DRAM = for main nemory of frame buffer of graphics system

(handledg MBS)

Always goes to one of its 2 stable voltage (middle state i's "metastable"

It will retain its value inde fridely as long as it's bept powered. Even w/ disturbance

- Dynamic Ran Con de donse. Storen each bit on a concitor. - very gonsitime to dishir bance.

- Memory system must periodically refresh every bit of memory

by reading & rewriting it."
- usually in supercells (og ofrål 8 bits per cypercell) a 16 X8 DRAM Chip =>

LRAS (row access strongl) The way it works: (read h5) 1. Memory controller scuts row i to DRAM chip (which stores row i in an "internal row buffer") 2. Newary controller sends & collars is to DRAM, hip to CAS (which sends backs & bits in (i, j).) - It's a 2D array to reduce # of addrong pins needed. - Memory Module: multiple DRAM chips in parallel, og 64MB memory module Doubleword (648its) (i,i) Duall Input Memory Module (64 6its) (DIMM)

Mon-volgtile Memory

ROMS (sead only nemory). Don't lose data when traved off.

PROM = Gogsamable Rom's - program be written IX

EPROM = Errabbe PROM = can be written 2 1000 x

EEPROM = Electronally EPROM = can be written 10° flows

Clash hemory = common now. like EEPROM

Girmware = programs stored in ROM deutces.

(G. booting, eg. input expect in 6PUs).

Textbook Notes 4.0-4.1.3

ISA = Instruction-set Architechture

= The instructions supported by a processor of their byte-level

ensodings.

progs. For every ASS us IBM Rower PCys. ARM machines now works

Machine -level programs must access the programmer-visible state

(what instructions read of Modify:

- Program registers,

- Condition Codes (CC)

- PC (program counter) (address of instruction being executed)

- Stat (program status)

- DMEM: Memory

Prog. Registers: cach stores a word (32 bits)
- %EAX, %ecx, %edx, %ebx, %esi, %edi, %esp, %ebp

Stack ~/push,pap,
Pointer call, return

commands

Text book Notes 4.1.2-4 436 Instructions: word = 4 bytes of data -IA32 mail => 4 parts ir moul, remove, memoul, and emmoul · destination goes second -seuen jump instructions: imp. ile, il, ie, ine, ige, lig - 5.x compatitional move instructions · Some format as r-r move instruct. I comov!, but destination updated on conditional Chovle, choul, chove, make charge, chova - Call instruction pushes re return address on he stat & simps to be destitation address.

- ret instruction returns from a coll.

- fush! & pop! implement push & pop (as n/IA32)

- halt instruction stops in struction execution

Instruction Encoding:

- each = b/t | & be bytes.

- 19t byte = 2 nibbles-first a high-order code nibble, ren
a lon - order tunction nibble.

- Next = souther a register-specifier byte (PA=Source, PB=dest.).

- If you only need I register specified, re other set to CXT

- some require 4-byte Constant nord.

(an be immediate data (irmovi), displacement (inmovi) / nirmovi)

I redestration of brances (v cails)

eg. rumoul %esp, 0x12345 (%edx) 4042 00 01 23 45 & But, little-ending 4042 45 23 01 00

15 = 1101 = F 00 00 00 0F 30 f3 F0 00 00 00

186 Exceptions

Stat = status code describing state of executing program.

Possible values:

A OK Nonnal op.

D. HLT halt instruction encountered

3. ADR Invalid address encountered

4. INS Equalid instruction encountered

-In 186, he programjust stops, but I deally, and
have an instruction haulter.

Depend Specs

Demodiate & DMM Imm

Reg. Ea REa]

Mem Imm MIImm

MERIEJ

Mem Imm(Ea) MIRIEJ

Mem Imm(Eb) MIRIEJ

Reg. Mem

absolude ibbred Book & displacement

lenced, y

lext 60019 Notes 3.2.0-3.2.1 Program Eucoding: To compile a C program on an IA 32 machie,

gcc -01 -0 ppl.c po.c 1 -c 12 compile & assemble level of optimization D1. C ge processor includes files & expands MACROS

2. Compiler = assembly code, polls & p2.5
3. Assembler = object-code (by instructs but global was not filledia)

4. linker merges rese 2000 code files Desecutable 0 executable role = second form of matte code -what's accepted

by he processor.

Michite - Love Code: Two important Abstractions from machine implementation:

1. ISA Degueration processor state & instructions

2. Virtual Addresses

In retrality, it's multiple buildness resories of its software

There are no types in machine lavel code PC, registers, CC, & Float registers abstracted in C

While an IAZD processor has 32 - bit altresses (46igs), a pregram usually jets only a few negs,
The OS manages this virtual address space of
translates virtual addresses in processor mount GDB is great for assembling tools

Generally be actual executable requires running a
liter on he set of obj- code files for of which

must contain main).

Note the diff. b/t the addresses in a linked exec & an obj. code file. - No. Imper uses real addresses, not the hevirtual.

3.40 - 3.42 Text book

Accessing Information: (X86): 13 % ax 69 h ecx ЬX bh 51 ed;

here are strange conventions for working w/ first 3 vs

OPErand Gaecifiers:

3 types, - \$-5 or \$UIF, etc. 1. immediate

ii. Registers

= accessed by a computed (AKA) effective) address. iii. Memory

For army & structured clems, we have great addressly modes.

Imm (E6, E1, 5) A [Imm + RE] + RE] + S]

E0= base 18ister, E1= Index 18ister, 5=1,2,4, or 8

Imm = offset

eg indexed (Eb, Ei) = M[R[Eb] + R[Ei]] Data Movement Instructions

In IAX mor b, mor w, more of came of but 1,264 bytes),

- mores the DImmediate, register, or many data

to a register or manually location.

- Carl have both source & deat be memory locations.

- Also mores (Signed expansion of little is big)

By. 1100 is 1111 1100 & 010012 0000 0100

& more 2 (esto expansion of much top big)

eg 1100 is 00001100

eg

% of h = CD, % eax = 98765432

more b % of h, % al is % eax = 987654CD

more sold with h, % eax is % eax = FFFFFFCD

more sold with h, % eax is % eax = 000000 CD

Push 1 % esp Subl \$4, % esp mov 1 % esp, (% esp)

Popl %cook = moul (%eqo), %cook goddl \$4, %cosp

eg moul 4(%esp), % edx
gets de second long item about stack is to gredx

(8 ch. 3) Text book Notes 4.1.4 -4.1.5" V86 Exceptions -4 possible status codes "Stat 1. ADK (normal) 2. HLT (halt instruction) ADR (attempted to read from or write to invalid menory address) 4. INS (invalid instruction code) 41.5 486 pog mas Q: what's he difference bit a base pointer & a Stack pointer - with compiled C, igner the assembler directives.

Cie. Lines Starting w/ !; like file "simple.c") Data Formats: "word" = 16-6.49 (2-bytes)
"Joyde word" = 32-bits (4-bytes)
"gual-word" = 64-bits -In C, most data types = double words

-int, long int, char (pointer),

- char data type = byte

-floating point #5 set neild. 1. Single-precision vals = 4-bytes = float 2. double-precision vals = 8-bytes = double 3. extended - precision vals = 10-bytes = long double Lots Merchant Instru -- AND JK NEG MOU MOUD Torre board Data movement Example: * int x = *xp; store it as variable X. 12.3= dereforancing Durite value of y at location designated by XP

C Code

int exchange (int *XP, int y) (#xy @%ebp+8, y @%ebp+12) 9 C Code moul 8(%ebp), %edx (to copying value at alless heedx, to be exx, to return int x = xp; moul (%edx), %cax moul 12 (%ebp), %ex return X; moul locx, (loedx) oint 9=4; int 5 = exchange (da, 3) Part f (9 = 60, 5 = 6 d \n, 9, b) 9=3, 6=4 **>**

Texthook Notes 3.5 - 3.6.2 - Each instruction class has 3 various. OPb, OPw, & OPl (byte, long, word) -Load Effective Advoss (leal a variout of he moul instruction. Instead of reading from nearor, it ropies he effective address to be destination (a register). leal 5, D D L & S - und for pointers & stricky arithmetic operations - Unary & Bharry Ops

· Unary: INC D > D+1

NEG D - D

NOT D > ND

· Binary: ADD S, D -> D=5

SyB S, D -> D=5

Prince

Prince

**Binary: ADD S, D -> D=5

** IMUL S,D -D D S

XOR S,D -D D D S

OR S,D -D D D D S

AND S,D -D D D B S

In X86, source on be IMM, Mem, or Reg

Destration must be Mean or Reg

-Rt county little to the service of the s -But common both be Men lo cations.

-SIFT OPS SAL K, D -> D = D << K 3 dout wram SAL K, D -> D=D << K 3 dout wram H,D + D=D>> K3 wraps W/ signabit

H,D + D=D>> K3 wraps W/ signabit

T Style byte innediate of in byte reg. %CL Rese DOPS with for signed & unsigned #5 Arthretic OPS -9pecial 5 > R[%edx]: R[%eax] (5 x R[%eax] Mull 5 > R[%edx]: R[%eax] = 5 x R[%eax] > R[%edx]: R[%eax] = Sgn Extend (R[%eax]) mull CHO idiol divl - There get ward quicks, but figire not in

14

Textbook Notes 3.6 - execution order of a set of machine-code instructions can be attend w/ a jump in struction, - condition codes (single-bit registers) Cf = Carry flag (detecting overflow for unsigned opes) ZF = Zero flag SF = Sign flag Of = Dverflaw flag (Two's complicant) - In X86,

- In X86,

· Canp [b/w/l] so, si > 5, 4 5 (temporary)

· Test [b/w/l] so, si > 5, 4 5 (temporary)

- Don't get the registers only the CC's

-use for testing questioning of unli

test l beax, beax > see it beax is defined only of the only certain fits

- Accessing he Condition (odes

=> set [XX] instructions in X86

See this section if necessary for X86 programming.

Textbook Notes

Seg best in 1 486 Implementation -On every clock cycle, SEQPERFORMS all stops regulared for 1 complete instruction. -6 processing Stages: 1. Tetch: -read bytes of inst from nemory warms IC as nevery advoss, - Extracts to two 4-bit pieces of instr. Specifier byte => icode(= instr. code) & ifun (= instr. fundion) - Possibly fetches a register specifier byte TITA & rB (either or both) - Possibly fetches a 4-byte Constant word val C - Computer val P to be address of inst. Collowing cuspent one. > ValP= PC+ len(Instr.) 2. Decode: -Reads up to two operants, from register file

Val A Sual B (sometimes, readiz, %ego) 3. Execute: -ALU performs op, computers effective addr. of a now ret, or incr. /dear. the stack pointer. DW E - Condition rodes & brouch condition (ifun) set. read larite to memory => val M 15. (write bach: -criter up to trovarilts to register file 16. [Rupde: -PC set boudder of next instr.

This loops infinitely
Throw this through:

1. OPI, removel, removel (reg. only)

2. removel, memovel (mem.)

3. pushe, popel (stack)

4. ixx, call, ret (control)

SEQ Hardware Structure

- mapping he 6 precessing steps > he data path

5. Drite back

4. memor

5 execute

2. Decode

icode, if my

code, if my

co

Instr.

Men

1. Fetch:

Textbook Notes 4.3.3 SEQ Timing - A single clock transition triggers a flow of combinatorial logic to do a whole instruction - Two forms of mem devices in SEQ 1 clocked registers (the PC & CC) 2. RAM the pag. file, reinstruction nemaly, he data memory - he that reading from mem as combinational - regulars no sequencing or control (and we only modifican) -Only 4 hardware units reguling control over sequencing Re PC J. M. CC led. S. The reg. file 4. The dat a mom. -A single clock trigges writing vals to RAM floody into to,
- Even though he do all be gops (16-steps of processing) simultaneously, we get be some offect. - Conse he processor never needs to read back he state updated by an instruction in order to complete its 410 Ce9514 - Note, each clock cycle baging w/ herstate elems set according to the previous in studion (up) - Signals propagate trough to combinational logic (posting new values for the state cleans (donn) - here are uploaded on he next (yo)

Textbook Notes 509 4.4 Principles of Pipolining of -The took divided into Valisarche stages - like a cateteria lone cystomer doesn't go through he like a atime) (or carmosh). - Increases the throughput it he system. # customers served Junit time - Slightly increased Latency: thefor one costoner. Computational Pipolnes: - custoners = instructions -ne negsure circuit delays in picoseconds (1012s) Throughput = 1 instruct. 1000 picas = 6TPS (ARA Giga- Instructions per sec) (Billions of instrictsec) X = latency. (reciprocal of he through put) -increase in latericy comes from added pipelie registers A detailed Looly at Pipeline Operation:

- Implemented by a rising-edge register-clock set up.

E) changing clock speed + + Fueting shit up
but too first >> disposer himitations of Pipelining: - non-unimpolan stage delays - decreases efficiency

-Duninishing Returns of deep Pipellany;

Dealling # of partitions != doubling throughput

'Course the to update reg.s => hand he factor

'Modern Architectature = deep pipelining (15 strees)

to maximize processor clocks rate.

The circuit designed must minimize delay on pipeline registers

Exchip designed must ensure clock distribution between

changes clock at exact some the

Pipelining a System w/ feedback:

what about irmov \$50, % eax

add % eax, % ebx

- need end-val of % eax for started add => dates departace

OR loop: Subl % edx, % ebx

ine targ

- Need control flags to tell to go w/ ine = control dependency - Dependency Let not dealt w/, this could change program behavior (which is unacceptable).

Textbook Notes 2. [Data 5, zes: (m C) - char = 1 0, int = 4, char = 4, float = 4 - short int = 2, long int = 4, long long int = 8 - make programs prortable. Make it insensitive to be exact sizes of diff. doits types (type conting)
eg. you can't always stor a pontar as an int on 64-bit maching Addressing of Byte Ordering:
- int X > 0x100 and mext at 0x104 -little v. big ending (from Jonathan Swift, 1726) "An issue when bin data comma cated bot dif machiles => established byte ordary conventions & conversions - ling squablers = executable > instr. sog - ER n/ type costing (gots tricky) you circumpant normal type systems

Keprosenting Strings:

- Array of chars termhated w/ re null char
enrobed w/ ASCII. (only good for english)

· use unicode for more flexibility.

· a-bz = Oxbi through Ox7A

representing (de: -instruction codings are different on diff.
markore types (over w/ identical processors).
-Bin code almost never postable Bit-level opsin C: (N,) &)

- Con apply 15:t-vise ops in C to "integral data types"

(AHA char or int w/ or w/o short, long long, or wished)

reg NOX41, 0x69 & 0x55 0x69 | 0x55 $/x = 0001 \land 0010 = 0011$ y = 0010 0011 1 0010 = 0001 -13 masking NO DATED much of all 115 byte of X Logical operators: (1,11, &&) * Any non-zero bytestring \Rightarrow 0×01 eg. $x = 0 \times 66$, $y = 0 \times 39$ $\Rightarrow \times && y = 0 \times 1$ $\times 1/y = 0 \times 1$, $|x|| |y| = 0 \times 00$ -X77K => x shifter right 4 bits (logical=nowapping) (arithmetic = week fills in) to reportitions of rost so. b. +).

Text book Notes & 32-5

Machine level code:

- in I A 32, PC = Seip

· instructions 1-15 bytes long

-leal = load effective address

About Copples a memory address to a prejister

- About the C & operator

leal 5, D = D + & S

eg leal 7 (%edx has value x

eg leal 7 (%edx, %edx, 4) * Leax

> % eax + 5x + 7

- 7 also good for compact arithmetic