A MEMO ON THE SECRET FEATURES OF 6309

by Hirotsugu Kakugawa (kakugawa@csl.hiroshima-u.ac.jp)
Computer Systems Lab., Information Engineering Course,
Graduate School of Engineering, Hiroshima Univ., Japan

1. ** INTRODUCTION **

The CPU 6309 by HITACHI has secret features which is not written in its manual. The purpose of this memo is to introduce them. The features was originally reported in a magazine, Oh!FM (April 1988), which was written in Japanese. I did not tried all of the features reported in the article, but I report the features as far as I know.

HITACHI says in the manual of 6309 that 6309 is compatible with 6809, but some OS-9 hackers found that it has secret features.

It has following features:

- 1. More registers (additional two 8 bit accumulators, 8 bit register, and a 16 bit register),
- 2. Two modes (6809 emulation mode and native mode),
- 3. Reduced execution cycles in native mode,
- 4. More instructions (16 bit x 16 bit multiplication, 32 bit / 16 bit division, inter-registers operation, block transfer, bit manipulating operation which is compatible with 6801 has, etc)
- 5. Error trap by illegal instruction, zero division.

I substituted 6309 for 6809 in my personal computer, and I changed OS9/6809 Level II such that the 6309 executes in native mode. I had to change the interrupt handling routine in the kernel. I implemented illegal instruction trap; I was really happy because most bugs are caught by trap handler.

In section 2, new registers are explained. In section 3, two modes of 6309 are explained. In section 4, trapping features of the 6309 is described. In section 5, new instructions are explained. In section 6, the instruction tables of the 6309 are shown.

2. ** NEW REGISTERS **

The 6309 has some additional registers that 6809 does not.

1. The E register, the F register

These are 8 bit accumulators. Like the D register is a pair of the A register and the B register, these two registers can be used as a 16 bit accumulator. The pair of the E and the F registers is called the W register.

In addition to that, pair of two 16 bit registers, the D register and the W register, can be used as a 32 bit accumulator called the Q register.

2. The V register

This a 16 bit register can be used only by TFR, inter-register operation, etc. But even if the chip is reseted, contents of this register does not change. Some people may use this register to keep constant value (V for value).

3. The MD register

This is a 8 bit register to keep the mode and status of the chip. The meaning of each bit is as follow.

Read value

bit 7 --- 1 is set if zero division happen.

bit 6 --- 1 is set if illegal instruction is fetched.

Write value

bit 1 --- The mode for FIRQ interrupt.

 $0 \rightarrow$ the the action for FIRQ is the same as that of 6809.

1 -> the the action for FIRQ is the same as IRQ.

bit 0 --- The execution mode of 6309.

 $0 \rightarrow$ the emulation mode.

1 -> the native mode.

(When the chip is reseted, all bits are 0.)

3. ** TWO MODES OF THE 6309 **

The 6309 has two modes, emulation mode and native mode, as described in the previous section. When the chip is reseted, the initial mode of 6309 is the emulation mode.

When the 6309 is in the emulation mode, the chip emulates the action of 6809. But we can use extended registers and extended operations in this mode. The 6309 executes instructions in the same cycles as 6809 does.

When the 6309 is in the native mode, it executes instructions in less cycles. And when the chip is interrupted (IRQ, for example), it pushes extended registers (PC, U, Y, X, DP, W, D, CC, in this order). If you want to use the 6309, you must rewrite interrupt handling routine (for example, the entry of system call of OS9).

4. ** TRAPPING **

If the following two events happen, the trap is caused.

- 1. A illegal instruction is fetched.
- 2. A number is divided by zero.

The action of the 6309 when a trap is caused is:

- Pushs the registers on the system stack.
 (In the emulation mode, PC, U, Y, X, DP, B, A, CC, in this order and in the the native mode, PC, U, Y, X, DP, W, B, A, CC in this order)
- 2. Reads the trap vector address (\$FFF0) and jumps to the vector.

Note that \$FFF0 was reserved by 6809.

To check the reason of the trap, BITMD instruction is provided. This instruction is explained in a later section.

5. ** NEW INSTRUCTIONS **

5.1 The Register Addressing Mode

To specify registers in TFR and EXG, the 6809 uses bit pattern of 4 bits. New registers of the 6309 are specified by bit patterns in TFR and EXG operations. In addition to that, the bit pattern is also used in instructions of inter-register operations. We call this bit pattern used to specify register "register addressing mode".

Bit patterns for new registres are as follows:

```
W -> 0110,
V -> 0111,
E -> 1110,
F -> 1111.
```

NOTE: even if the 6309 is in a emulation mode, the action for TFR of 6309 is different from that of the 6809 if new register is specified in operand. Some hackers found this fact and they guessed that the 6309 has secret registers. At last, they found many features.

5.2 Inter-Register Operations

Operations of 6809 are operations between register and immediate value or between register and memory. Therefore, we had to store value of register on memory if operation between two registers is necessary. But the 6309 has inter-register operation. Following operations are provided:

```
ADDR r0,r1 (ADD of two registers),
ADCR r0,r1 (ADC of two registers),
SUBR r0,r1 (SUB of two registers),
SBCR r0,r1 (SBC of two registers),
ANDR r0,r1 (AND of two registers),
ORR r0,r1 (OR of two registers),
EORR r0,r1 (EOR of two registers),
CMPR r0,r1 (CMP of two registers).
```

The register addressing mode is used to specify two registers. I do not remember exactly but the result is stored in r0, the register of the first operand. Please try and find the behavior of these instructions.

5.3 Block Transfer

Block transfer instructions are provided such as Z80 has. The TFM instruction requires source address and destination address and block size as its argument. One or two 16 bit registers (X/Y/U/S) are used to specify source and destination addresses. Block size to be transferred is specified by the W register. Four style is provided:

```
TFR r0+,r1+ (transferred in address is increasing order),
TFR r0-,r1- (transferred in address is decreasing order),
TFR r0+,r1 (poured into the same address, I/O port for instance),
```

TFR r0,r1+ (read from the same address, I/O port for instance).

I tried this instructions but I do not remember exactly. Operand registers are pointers of source/destination addresses (maybe). Please try and find the behavior of these instructions.

5.4 Multiplication And Division

The 6309 has MULD instruction which performs a 16bit x 16bit multiplication. We can use various addressing modes (immediate, direct, indexed, extend) The result is stored in the Q register.

Division instructions are also provided. The 6309 has two division instructions: 16bit / 8bit, 32bit / 16bit divisions. Various addressing modes (immediate, direct, indexed, extend) can be used.

Note: I forget where its result is stored. I tried these instructions. I remember that modulo is also computed. The quotient and the modulo are stored D and W resp., maybe. I'm not sure, sorry.

5.5 Bit Manipulation / Bit Transfer

The 6309 provides AIM, OIM, EIM, TIM instructions which are compatible with instructions of the Hitachi 6301 CPU. Read the manual of the 6301 to understand these instructions.

Instructions called BAND, BOR, BEOR, BIAND, BIOR, BIEOR, LDBT, STBT are provided. Behavior of these instructions is that a logical operation is performed for n-th bit of a data in a memory (only direct mode is allowed) and m-th bit of a register, then the result is stored in the register. The format of the object is:

\$11, x, (post byte), (operand).

The say that the post byte takes strange format. I do not understand these instructions. Sorry, please try.

5.6 Misc

To change modes of the 6309, we have to set the 0th bit of the MD register. To do this, the LDMD instruction is provided:

LDMD #n (where #n is a immediate n bit data)

When trap is caused, it is necessary to examine the reason of the trap. The BITMD instruction can be used for this purpose:

BITMD #n (where #n is a immediate n bit data)

The contents of the MD register and #n is ANDed, and changes the CC register (,maybe, I do not remember exactly). Once this instruction is executed, the 6th and the 7th bit of the MD register is CLEARED. Therefore, we can't examine the MD register.

Pushing and popping the ${\tt W}$ registers on/from stack:

PSHSW (Push the W register on the system stack), PULSW (Pop the W register from the system stack),

PSHUW (Push the W register on the user stack), PULUW (Pop the W register from the user stack).

6. ** INSTRUCTION TABLES **

In this section, only additional instructions of the 6309 are shown.

How to read the following table :

The first column : + ... New instruction of 6309 (blank) ... a instruction of 6089/6309,

--Op-- : Operational code,

--Mnem-- : Mnemonic,

--Mode-- : Addressing mode,

--Cyc-- : Execution Cycles (Parenthesized value is the value

in the native mode),

--Len-- : Length of the instruction,

6.1 Instructions without pre-byte

	op	Mnem	Mode	Cyc	Len
	\$00	NEG	DIRECT	6 (5)	2
+	\$01	OIM	DIRECT	6	3
+	\$02	AIM	DIRECT	6	3
	\$03	COM	DIRECT	6 (5)	2
	\$04	LSR	DIRECT	6 (5)	2
+	\$05	EIM	DIRECT	6	3
	\$06	ROR	DIRECT	6 (5)	2
	\$07	ASR	DIRECT	6 (5)	2
	\$08	ASL/LSL	DIRECT	6 (5)	2
	\$09	ROL	DIRECT	6 (5)	2
	\$0A	DEC	DIRECT	6 (5)	2
+	\$0B	TIM	DIRECT	6	3
	\$0C	INC	DIRECT	6 (5)	2
	\$0D	TST	DIRECT	6 (4)	2
	\$0E	JMP	DIRECT	3 (2)	2
	\$0F	CLR	DIRECT	6 (5)	2
	\$10	(PREBYTE))		
	\$11	(PREBYTE))		
	\$12	NOP	IMP	2 (1)	1
	\$13	SYNC	IMP	2 (1)	1
+	\$14	SEXW	IMP	4	1
	\$16	LBRA	REL	5 (4)	3
	\$17	LBSR	REL	9 (7)	3
	\$19	DAA	IMP	2 (1)	1
	\$1A	ORCC	IMMED	3 (2)	2
	\$1C	ANDCC	IMMED	3	2
	\$1D	SEX	IMP	2 (1)	1
	\$1E	EXG	REGIST	8 (5)	2
	\$1F	TFR	REGIST	6 (4)	2
	\$20	BRA	REL	3	2
	\$21	BRN	REL	3	2
	\$22	BHI	REL	3	2
	\$23	BLS	REL	3	2

\$24 \$25 \$26 \$27 \$28 \$29 \$2A \$2B \$2C \$2D \$2D \$2E \$2F	BHS/BCC BLO/BCS BNE BEQ BVC BVS BPL BMI BGE BLT BGT BLE	REL	3 3 3 3 3 3 3 3 3 3 3 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
\$30 \$31 \$32 \$33 \$34 \$35 \$36 \$37 \$39 \$3A \$3B \$3C \$3D \$3F	LEAX LEAY LEAS LEAU PSHS PULS PSHU PULU RTS ABX RTI CWAI MUL SWI	REL REL REL REL REGIST REGIST REGIST REGIST RIGHT REGIST IMP IMP IMP IMP IMP IMP	4+ 4+ 4+ 5+ (4+) 5+ (4+) 5+ (4+) 5+ (4+) 5 (4) 3 (1) 6/15 (17) 22 (20) 11 (10) 19 (21)	2+ 2+ 2+ 2+ 2 2 2 2 1 1 1 2
\$40 \$43 \$44 \$46 \$47 \$48 \$49 \$4A \$4C \$4D \$4F	NEGA COMA LSRA RORA ASRA ASLA/LSLA ROLA DECA INCA TSTA CLRA	IMP	2 (1) 2 (1)	1 1 1 1 1 1 1 1 1
\$50 \$53 \$54 \$56 \$57 \$58 \$59 \$5A \$5C \$5D \$5F	NEGB COMB LSRB RORB ASRB ASLB/LSLB ROLB ECB NCB STB LRB	IM P IMP IMP IMP IMP IMP IMP IMP IMP IMP IM	2 (1) 2 (1) 2 (1) 2 (1) 2 (1) 2 (1) 2 (1) 2 (1) 2 (1) 2 (1)	1 1 1 1 1 1 1 1 1 1
\$60 \$61 \$62 \$63	NEG OIM AIM COM	INDEXD INDEXD INDEXD INDEXD	6+ 7+ 7 6+	2+ 3+ 3+ 2+

	\$64	LSR	INDEXD	6+	2+
+	\$65	EIM	INDEXD	7+	3+
	\$66	ROR	INDEXD	6+	2+
	\$67	ASR	INDEXD	6+	2+
	\$68		INDEXD	6+	2+
		ASL/LSL			
	\$69	ROL	INDEXD	6+	2+
	\$6A	DEC	INDEXD	6+	2+
+	\$6B	TIM	INDEXD	7+	3+
	\$6C	INC	INDEXD	6+	2+
	\$6D	TST	INDEXD	6+ (5+)	2+
	\$6E	JMP	INDEXD	3+	2+
	\$6F	CLR	INDEXD	6+	2+
	\$70	NEG	EXTEND	7 (6)	3
+	\$71	OIM	EXTEND	7	4
+	\$72	AIM	EXTEND	7	4
•	\$73	COM	EXTEND	7 (6)	3
	\$74	LSR	EXTEND	7 (6)	3
+	\$75	EIM	EXTEND	7 (0)	4
-		ROR	EXTEND		3
	\$76	ASR	EXTEND	7 (6) 7 (6)	3
	\$77	-			3
	\$78	ASL/LSL	EXTEND	7 (6)	
	\$79	ROL	EXTEND	7 (6)	3
	\$7A	DEC	EXTEND	7 (6)	3
+	\$7B	TIM	EXTEND	5	4
	\$7C	INC	EXTEND	7 (6)	3
	\$7D	TST	EXTEND	7 (5)	3
	\$7E	JMP	EXTEND	4 (3)	3
	\$7F	CLR	EXTEND	7 (6)	3
	\$80	SUBA	IMMED	2	2
	\$81	CMPA	IMMED	2	2
	\$82	SBCA	IMMED	2	2
	\$83	SUBD	IMMED	4 (3)	3
	\$84	ANDA	IMMED	2	2
	\$85	BITA	IMMED	2	2
		LDA	IMMED	2	2
	\$86	EORA	IMMED	2	2
	\$88				
	\$89	ADCA	IMMED	2	2
	\$8A	ORA	IMMED	2	2
	\$8B	ADDA	IMMED	2	2
	\$8C	CMPX	IMMED	4 (3)	3
	\$8D	BSR	IMMED	7 (6)	2
	\$8E	LDX	IMMED	3	3
	\$90	SUBA	DIRECT	4 (3)	2
	\$91	CMPA	DIRECT	4 (3)	2
	\$92	SBCA	DIRECT	4 (3)	2
	\$93	SUBD	DIRECT	6 (4)	3
	\$94	ANDA	DIRECT	4 (3)	2
	\$95	BITA	DIRECT	4 (3)	2
	\$96			4 (3)	2
	\$97	LDA	DIRECT		2
		STA	DIRECT	` '	
	\$98	EORA	DIRECT	4 (3)	2
	\$99	ADCA	DIRECT	4 (3)	2
	\$9A	ORA	DIRECT	4 (3)	2

\$9B \$9C \$9D \$9E \$9F	ADDA CMPX JSR LDX STX	DIRECT DIRECT DIRECT DIRECT DIRECT	4 (3) 6 (4) 7 (6) 5 (4) 5 (4)	2 2 2 2 2
\$A0 \$A1 \$A2 \$A3 \$A4 \$A5 \$A6 \$A7 \$A8 \$A9 \$AA \$AB \$AC \$AD \$AF	SUBA CMPA SBCA SUBD ANDA BITA LDA STA EORA ADCA ORA ADDA CMPX JSR LDX STX	INDEXD	4+ 4+ 4+ 6+ (5+) 4+ 4+ 4+ 4+ 4+ 4+ 5+ 6+ (5+) 7+ (6+) 5+	2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+ 2
\$B0 \$B1 \$B2 \$B3 \$B4 \$B5 \$B6 \$B7 \$B8 \$B9 \$BB \$BB \$BB \$BB \$BB	SUBA CMPA SBCA SUBD ANDA BITA LDA STA EORA ADCA ORA ADDA CMPX JSR LDX STX	EXTEND	5 (4) 5 (4) 5 (4) 7 (5) 5 (4) 5 (4) 5 (4) 5 (4) 5 (4) 5 (4) 7 (5) 8 (7) 6 (5) 6 (5)	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
\$C0 \$C1 \$C2 \$C3 \$C4 \$C5 \$C6 \$C8 \$C9 \$CB \$CD \$CC	SUBB CMPB SBCB ADDD ANDB BITB LDB EORB ADCB ORB ADDB LDD LDD LDQ LDU	IMMED	2 2 4 (3) 2 2 2 2 2 2 2 2 2 3 5	2 2 2 3 2 2 2 2 2 2 2 3 5 3 3 3 3 3 3 3
\$D0	SUBB	DIRECT	4 (3)	2

\$D1	CMPB	DIRECT	4 (3)	2
\$D2	SBCB	DIRECT	4 (3)	2
\$D3	ADDD	DIRECT	6 (4)	3
\$D4	ANDB	DIRECT	4 (3)	2
\$D5	BITB	DIRECT	4 (3)	2
\$D5	LDB	DIRECT	4 (3)	2
\$D0 \$D7	STB	DIRECT	4 (3)	2
				2
\$D8	EORB	DIRECT	4 (3)	
\$D9	ADCB	DIRECT	4 (3)	2
\$DA	ORB	DIRECT	4 (3)	2
\$DB	ADDB	DIRECT	4 (3)	2
\$DC	LDD	DIRECT	5 (4)	2
\$DD	STD	DIRECT	5 (4)	2
\$DE	LDU	DIRECT	5 (4)	2
\$DF	STU	DIRECT	5 (4)	2
\$E0	SUBB	INDEXD	4+	2+
\$E1	CMPB	INDEXD	4+	2+
\$E2	SBCB	INDEXD	4+	2+
\$E3	ADDD	INDEXD	6+ (5+)	2+
\$E4	ANDB	INDEXD	4+	2+
\$E5	BITB	INDEXD	4+	2+
\$E6	LDB	INDEXD	4+	2+
\$E7	STB	INDEXD	4+	2+
\$E8	EORB	INDEXD	4+	2+
\$E9	ADCB	INDEXD	4+	2+
\$EA	ORB	INDEXD	4+	2+
\$EB	ADDB	INDEXD	4+	2+
\$EC	LDD	INDEXD	5+	2+
\$ED	STD	INDEXD	5+	2+
		INDEXD	5+	
\$EE	LDU			2+
\$EF	STU	INDEXD	5+	2+
\$F0	SUBB	EXTEND	5 (4)	3
\$F1	CMPB	EXTEND	5 (4)	3
\$F2	SBCB	EXTEND	5 (4)	3
\$F3	ADDD	EXTEND	7 (5)	3
\$F4	ANDB	EXTEND	5 (4)	3
\$F5	BITB	EXTEND	5 (4)	3
\$F6	LDB	EXTEND	5 (4)	3
\$F7	STB	EXTEND	5 (4)	3
\$F8	EORB	EXTEND	5 (4)	3
\$F9	ADCB	EXTEND	5 (4)	3
\$FA	ORB	EXTEND	5 (4)	3
\$FB	ADDB	EXTEND	5 (4)	3
\$FC	LDD	EXTEND	6 (5)	3
\$FD	STD	EXTEND	6 (5)	3
\$FE	LDU	EXTEND	6 (5)	3
\$FF	STU	EXTEND	6 (5)	3
711	510	T127 T T11/D	0 (0)	J

6.2 Instructions whose pre-byte is \$10

0p	Mnem	Mode	Cyc	Len
\$21	LBRN	REL	5	4
\$22	LBHI	REL	5/6 (5)	4

	\$23 \$24 \$25 \$26 \$27 \$28 \$29 \$2A \$2B \$2C \$2D \$2E \$2F	LBLS LBHS/LBCC LBLO/LBCS LBNE LBEQ LBVC LBVS LBPL LBMI LBGE LBLT LBGT LBLE	REL	5/6 (5) 5/6 (5)	4 4 4 4 4 4 4 4 4 4 4 4 4 4
+ + + + + + + + + + + + + + + + + + + +	\$30 \$31 \$32 \$33 \$34 \$35 \$36 \$37 \$38 \$39 \$3A \$3B \$3F	ADDR ADCR SUBR SBCR ANDR ORR EORR CMPR PSHSW PULSW PSHUW PULUW SWI2	REGIST REGIST REGIST REGIST REGIST REGIST REGIST REGIST IMP IMP IMP IMP IMP	4 4 4 4 4 4 4 6 6 6 6 6 6 20 (22)	3 3 3 3 3 3 3 2 2 2 2 2
+ + + + + + + + +	\$40 \$43 \$44 \$46 \$47 \$48 \$49 \$4A \$4C \$4D \$4F	NEGD COMD LSRD RORD ASRD ASLD ROLD DECD INCD TSTD CLRD	IMP	3 (2) 3 (2)	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
+ + + + + + +	\$53 \$54 \$56 \$59 \$5A \$5C \$5D \$5F	COMW LSRW RORW ROLW DECW INCW TSTW CLRW	IMP IMP IMP IMP IMP IMP IMP IMP IMP	3 (2) 3 (2) 3 (2) 3 (2) 3 (2) 3 (2) 3 (2) 3 (2)	2 2 2 2 2 2 2 2
+ + + + + + +	\$80 \$81 \$82 \$83 \$84 \$85 \$86	SUBW CMPW SBCD CMPD ANDD BITD LDW	IMMED IMMED IMMED IMMED IMMED IMMED IMMED IMMED IMMED	5 (4) 5 (4) 5 (4) 5 (4) 5 (4) 5 (4) 4	4 4 4 4 4 4

+ + + +	\$88 \$89 \$8A \$8B \$8C \$8E	EORD ADCD ORD ADDW CMPY LDY	IMMED IMMED IMMED IMMED IMMED IMMED IMMED	5 (4) 5 (4) 5 (4) 5 (4) 5 (4)	4 4 4 4 4
+ + + + + + + + + +	\$90 \$91 \$92 \$93 \$94 \$95 \$96 \$97 \$98 \$99 \$98 \$99 \$9B \$9B \$9E \$9F	SUBW CMPW SBCD CMPD ANDD BITD LDW STW EORD ADCD ORD ADDW CMPY LDY STY	DIRECT	7 (5) 7 (5) 7 (5) 7 (5) 7 (5) 7 (5) 6 (5) 6 (5) 7 (5) 7 (5) 7 (5) 7 (5) 7 (5) 6 (5) 6 (5) 6 (5)	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
+ + + + + + + + + + + +	\$A0 \$A1 \$A2 \$A3 \$A4 \$A5 \$A6 \$A7 \$A8 \$A9 \$AA \$AB \$AC \$AE	SUBW CMPW SBCD CMPD ANDD BITD LDW STW EORD ADCD ORD ADDW CMPY LDY STY	INDEXD	7+ (6+) 7+ (6+) 7+ (6+) 7+ (6+) 7+ (6+) 7+ (6+) 6+ 6+ 7+ (6+) 7+ (6+) 7+ (6+) 7+ (6+) 7+ (6+) 6+ 6+ 6+	3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+ 3+
+ + + + + + + + + + + + +	\$B0 \$B1 \$B2 \$B3 \$B4 \$B5 \$B6 \$B7 \$B8 \$B9 \$BA \$BB \$BC \$BF	SUBW CMPW SBCD CMPD ANDD BITD LDW STW EORD ADCD ORD ADDW CMPY LDY STY	EXTEND	8 (6) 8 (6) 8 (6) 8 (6) 8 (6) 7 (6) 7 (6) 8 (6) 8 (6) 8 (6) 8 (6) 7 (6) 7 (6)	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
	\$CE	LDS	IMMED	4	4

+	\$DC	LDQ	DIRECT	8 (7)	3
+	\$DD	STQ	DIRECT	8 (7)	3
	\$DE	LDS	DIRECT	6 (5)	3
	\$DF	STS	DIRECT	6 (5)	3
+	\$EC	LDQ	INDEXD	8+	3+
+	\$ED	STQ	INDEXD	8+	3+
	\$EE	LDS	INDEXD	6+	3+
	\$EF	STS	INDEXD	6+	3+
+	\$FC	LDQ	EXTEND	9 (8)	4
+	\$FD	STQ	EXTEND	9 (8)	4
	\$FE	LDS	EXTEND	7 (6)	4
	\$FF	STS	EXTEND	7 (6)	4

6.3 Instructions whose pre-byte is \$11

	Op	Mnem	Mode	Сус	Len
+	\$30	BAND	11000	7 (6)	4
+	\$31	BIAND		7 (6)	4
+	\$32	BOR		7 (6)	4
+	\$33	BIOR		7 (6)	4
+	\$34	NEOR		7 (6)	4
+	\$35	BIEOR		7 (6)	4
+	\$36	LDBT		7 (6)	4
+	\$37	STBT		8 (7)	4
+	\$38		r2+)	6+3n	3
+	\$39		r2-)	6+3n	3
+	\$3A	TFR (r1+,		6+3n	3
+	\$3B	TFR (r1,		6+3n	3
+	\$3C	BITMD	IMMED	4	3
+	\$3D	LDMD	IMMED	5	3
	\$3F	SWI2	IMP	20 (22)	2
				, ,	
+	\$43	COME	IMP	3 (2)	2
+	\$4A	DECE	IMP	3 (2)	2
+	\$4C	INCE	IMP	3 (2)	2
+	\$4D	TSTE	IMP	3 (2)	2
+	\$4F	CLRE	IMP	3 (2)	2
+	\$53	COMF	IMP	3 (2)	2
+	\$5A	DECF	IMP	3 (2)	2
+	\$5C	INCF	IMP	3 (2)	2
+	\$5D	TSTF	IMP	3 (2)	2
+	\$5F	CLRF	IMP	3 (2)	2
+	\$80	SUBE	IMMED	3	3
+	\$81	CMPE	IMMED	3	3
	\$83	CMPU	IMMED	5 (4)	4
+	\$86	LDE	IMMED	3	3
+	\$8B	ADDE	IMMED	3	3
	\$8C	CMPS	IMMED	5 (4)	4
+	\$8D	DIVD	IMMED	25	3
+	\$8E	DIVQ	IMMED	34	4
+	\$8F	MULD	IMMED	28	4

+	\$90	SUBE	DIRECT	5 (4)	3
+	\$91	CMPE	DIRECT	5 (4)	3
	\$93	CMPU	DIRECT	7 (5)	3
+	\$96	LDE	DIRECT	5 (4)	3
+	\$97	STE	DIRECT	5 (4)	3
+		ADDE			3
+	\$9B		DIRECT		
	\$9C	CMPS	DIRECT	· - /	3
+	\$9D	DIVD	DIRECT	27 (26)	3
+	\$9E	DIVQ	DIRECT	36 (35)	3
+	\$9F	MULD	DIRECT	30 (29)	3
+	\$A0	SUBE	INDEXD	5+	3+
+	\$A1	CMPE	INDEXD	5+	3+
т					
	\$A3	CMPU	INDEXD	7+ (6+)	3+
+	\$A6	LDE	INDEXD	5+	3+
+	\$A7	STE	INDEXD	5+	3+
+	\$AB	ADDE	INDEXD	5+	3+
	\$AC	CMPS	INDEXD	7+ (6+)	3+
+	\$AD	DIVD	INDEXD	27+	3+
+	\$AE	DIVQ	INDEXD	36+	3+
+	\$AF	MULD	INDEXD	30+	3+
	0.00	CLIDE		C (F)	4
+	\$B0	SUBE	EXTEND	6 (5)	4
+	\$B1	CMPE	EXTEND	6 (5)	4
	\$B3	CMPU	EXTEND	8 (6)	4
+	\$B6	LDE	EXTEND	6 (5)	4
+	\$B7	STE	EXTEND	6 (5)	4
+	\$BB	ADDE	EXTEND	6 (5)	4
	\$BC	CMPS	EXTEND	8 (6)	4
+	\$BD	DIVD	EXTEND	28 (27)	4
+	\$BE	DIVQ	EXTEND	37 (36)	4
+	\$BF	MULD	EXTEND	31 (30)	4
	÷ ~ ^	6			_
+	\$C0	SUBF	IMMED	3	3
+	\$C1	CMPF	IMMED	3	3
+	\$C6	LDF	IMMED	3	3
+	\$CB	ADDF	IMMED	3	3
+	\$D0	SUBF	DIRECT	5 (4)	3
+	\$D0 \$D1	CMPF	DIRECT	5 (4)	3
+	\$D1 \$D6	LDF	DIRECT		3
					3
+	\$D7	STF	DIRECT		
+	\$DB	ADDF	DIRECT	5 (4)	3
+	\$E0	SUBF	INDEXD	5+	3+
+	\$E1	CMPF	INDEXD	5+	3+
+	\$E6	LDF	INDEXD	5+	3+
+	\$E7	STF	INDEXD	5+	3+
+	\$EB	ADDF	INDEXD	5+	3+
Т.	מתא	ADDL	TNULAD	JT	J+
+	\$F0	SUBF	EXTEND	6 (5)	4
+	\$F1	CMPF	EXTEND	6 (5)	4
+	\$F6	LDF	EXTEND	6 (5)	4
+	\$F7	STF	EXTEND	6 (5)	4
+	\$FB	ADDF	EXTEND	6 (5)	4
•	T L D	11001		· (·)	1