

388-609

The EF6809 is a revolutionary high-performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the 6800 Family has major architectural improvements which include additional registers, instructions, and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF6809 has the most complete set of addressing modes available on any 8-bit microprocessor today.

The EF6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

EF6800 COMPATIBLE

- Hardware — Interfaces with All 6800 Peripherals
- Software — Upward Source Code Compatible Instruction Set and Addressing Modes

ARCHITECTURAL FEATURES

- Two 16-Bit Index Registers
- Two 16-Bit Indexable Stack Pointers
- Two 8-Bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES

- On-Chip Oscillator (Crystal Frequency = $4 \times E$)
- $\overline{DMA/BREQ}$ Allows DMA Operation on Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- \overline{MRDY} Input Extends Data Access Times for Use with Slow Memory
- Interrupt Acknowledge Output Allows Vectoring by Devices
- Sync Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle \overline{RESET}
- Single 5-Volt Supply Operation
- NMI Inhibited After \overline{RESET} Until After First Load of Stack Pointer
- Early Address Valid Allows Use with Slower Memories
- Early Write Data for Dynamic Memories

SOFTWARE FEATURES

- 10 Addressing Modes
 - 6800 Upward Compatible Addressing Modes
 - Direct Addressing Anywhere in Memory Map
 - Long Relative Branches
 - Program Counter Relative
 - True Indirect Addressing
 - Expanded Indexed Addressing
 - 0-, 5-, 8-, or 16-Bit Constant Offsets
 - 8- or 16-Bit Accumulator Offsets
 - Auto Increment/Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8×8 Unsigned Multiply
- 16-Bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address


HMOS

(HIGH DENSITY N-CHANNEL, SILICON-GATE)

8-BIT MICROPROCESSING UNIT

CASES

CB-182



1 ALSO AVAILABLE
J SUFFIX
CERDIP PACKAGE

P SUFFIX
PLASTIC PACKAGE

C SUFFIX
CERAMIC PACKAGE

CB-521



FN SUFFIX
PLCC 44


CB-708



E SUFFIX
LCCC 44


Hi-Rel versions available - See chapter 9

PIN ASSIGNMENT



NOVEMBER 1986 1/39

FIGURE 4 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT





ACCUMULATORS (A, B, D)

Certain instructions concatenate the A and B registers to form a single 16 bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

$C = .39$ for BA, BS
 $.13$ for DO D7, E, \bar{O}
 $.97$ for AO A15, π/\bar{W}


$R = .11$ for DO D7
 $.16$ for AO A15, E, \bar{O} , π/\bar{W}
 $.24$ for BA, BS



STACK POINTER (U.S.)

PROGRAM COUNTER


CONDITION CODE REGISTER




BIT 1 (V)

Bit 2 (Z)

EF68805



5080-1E



XIAL, EXIAL

These inputs are used to connect the on-chip oscillator to an external isolated resonant crystal. Alternatively, the pin XIAL may be used as a TTL level input for external timing by grounding XIAL. The crystal or resonant frequency is four times the bus frequency. See Figure 7. Proper PCB layout techniques should be observed in the layout of printed circuit boards.

E, O

E is similar to the EF6800 bus timing signal phase 2. O is a quadrature clock signal which leads E. O has no relation to the EF6800. Addresses from the MPU will be valid with the leading edge of O. Data is latched on the falling edge of E timing for E and O is shown in Figure 11.

MRDY*

This input control signal allows stretching of E and O to extend data access time. E and O operate normally while MRDY is high. When MRDY is low, E and O may be stretched in integral multiples of greater than 1 bus cycles, thus allowing interface to slow memories, as shown in Figure 12(a) (during non valid memory access DMA cycle). MRDY has no effect on stretching E and O. This inhibits slowing the processor during "don't care" bus accesses. MRDY may also be

used to stretch clocks (for slow memory) when bus control has been transferred to an external device through the use of FIAL and DMA/BHEO.

DMA/BHEO*

The DMA/BHEO input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Figure 13. Typical uses include DMA and dynamic memory refresh.

A low level on this pin will stop instruction execution at the end of the current cycle unless pre-completed by self-refresh. The MPU will acknowledge DMA/BHEO by setting BA and BS to a one. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a leading and trailing dead cycle. See Figure 14. The self-refresh counter is only cleared if DMA/BHEO is inactive for two or more MPU cycles.

Typically, the DMA controller will request to use the bus by asserting DMA/BHEO pin low on the leading edge of E. When the MPU responds by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus master ship to the DMA controller.

Later memory accesses may be prevented during any dead cycles by developing a system DMA/BA signal which is LOW in any cycle when BA has changed.




FIGURE 11 — E/O RELATIONSHIP

NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

* The on-board clock generator furnishes E and O to both the system and the MPU. When MRDY is pulled low, both the system clocks and the internal MPU clocks are stretched. Assertion of DMA/BHEO input stops the internal MPU clocks while allowing the external system clocks to run; i.e., release the bus to a DMA controller. The internal MPU clocks resume operation after DMA/BHEO is released or after 16 bus cycles (14 DMA, two dead), whichever occurs first. While DMA/BHEO is asserted it is sometimes necessary to pull MRDY low to allow DMA to/from slow memory/peripherals. As both MRDY and DMA/BHEO is asserted the internal MPU clocks, care must be exercised not to violate the maximum type specification for MRDY or DMA/BHEO. Maximum type during MRDY or DMA/BHEO is 10 μs.

When BA goes low (either as a result of DMA/BHEO = HIGH or MPU self refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory to allow transfer of bus master ship without contention.

MPU OPERATION

During normal operation, the MPU latches an instruction from memory and then executes the requested function.




FIGURE 12 — MRDY TIMING AND SYNCHRONIZATION

This sequence begins after RESET and is repeated continually unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are SWI, SWI2, SWI3, CWA, RTI, and SYNC. An interrupt, FIAL, or DMA/BHEO can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the EF6809.







FIGURE 13 - TYPICAL DMA TIMING (< 14 CYCLES)

FIGURE 14 - AUTO-REFRESH DMA TIMING (> 14 CYCLES)
(REVERSE CYCLE STEALING)

* DMAVMA is a signal which is developed externally. bit 15 is a system requirement for DMA

NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified

FIGURE 15 - FLOWCHART FOR EF6809 INSTRUCTIONS



Note: Asserting \overline{HOLD} will result in entering the reset sequence from any point in the flowchart

ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF6809 has the most complete set of addressing modes available on any microcomputer today. For example, the EF6809 has 59 basic instructions. However, it requires 1664 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the EF6809:

Immediate
Extended
Direct
Register
Indirect
Zero Offset
Constant Offset
Accumulator Offset
Auto Increment/Decrement
Indirect Indirect
Relative
Short/Long Relative Branching
Program Counter Relative Addressing

IMMEDIATE INCLUDES ACCUMULATOR

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of immediate addressing are: ABX, DVA, SWI, ASRA, and CLRB.

IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately following the opcode of the instruction). The EF6809 uses both 8- and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA #320
LDX #15000
LDY #CAT

NOTE

1 signifies immediate addressing, \$ signifies hexa-decimal value.

EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

LDA CAT
STX MOUSE
LDD \$2000

EF6809

EXTENDED INDIRECT - As in the special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the possible of an indexed instruction contain the address of the data.

LDA [CAT]
LDX [OFFET]
STU [DOGS]

DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the EF6809 is compatible with direct addressing on the 6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30
SETDP \$10 (assembler directive)
LDB \$1000
LDD < CAT

NOTE

< is an assembler directive which forces direct addressing.

REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X, Y Transfers X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push Y, X, B and A onto S
PULV X, Y, D Pull D, X, and Y from U

INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal forms for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

FIGURE 16 - INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

Postbyte Register Bit	7	6	5	4	3	2	1	0	Addressing Mode
0	R	R	R	R	R	R	R	R	EA = R + 5 Bit Offset
1	R	R	R	R	R	R	R	R	EA = R + 8 Bit Offset
2	R	R	R	R	R	R	R	R	EA = R + 10 Bit Offset
3	R	R	R	R	R	R	R	R	EA = R + 16 Bit Offset
4	R	R	R	R	R	R	R	R	EA = R + 0 Offset
5	R	R	R	R	R	R	R	R	EA = R + ACCE Offset
6	R	R	R	R	R	R	R	R	EA = R + 8 Bit Offset
7	R	R	R	R	R	R	R	R	EA = R + 16 Bit Offset
8	R	R	R	R	R	R	R	R	EA = PC + 8 Bit Offset
9	R	R	R	R	R	R	R	R	EA = PC + 16 Bit Offset
10	R	R	R	R	R	R	R	R	EA = [Address]

Addressing Mode Field
Indirect Field
(Sign bit when by = 0)

by = Don't Care
d = Offset Bit
i = 0 = Not Indirect
i = 1 = Indirect

TABLE 2 - INDEXED ADDRESSING MODE

Type	Form	Non Indirect	Indirect
Constant Offset From R	No Offset	1, R	1, R
12s Complement Offsets	5 Bit Offset	1, R	1, R
	8 Bit Offset	1, R	1, R
	16 Bit Offset	1, R	1, R
Accumulator Offset From R	8 Bit Offset	1, R	1, R
12s Complement Offsets	8 Bit Offset	1, R	1, R
	16 Bit Offset	1, R	1, R
Auto Increment/Decrement R	Increment By 1	1, R + 1	1, R + 1
	Increment By 2	1, R + 2	1, R + 2
	Decrement By 1	1, R - 1	1, R - 1
	Decrement By 2	1, R - 2	1, R - 2
Constant Offset From PC	8 Bit Offset	1, PC	1, PC
12s Complement Offsets	8 Bit Offset	1, PC	1, PC
	16 Bit Offset	1, PC	1, PC
Extended Indirect	16 Bit Address	1, PC	1, PC

R = X, Y, U, or S
x = Don't Care
00 = X
01 = Y
10 = U
11 = S

ZERO OFFSET INDEXED - In this mode, the effective address of the operand is the effective address of the data to be used by the instruction. This is the fastest indexing mode. Examples are:

LDD 0, X
LDA S

CONSTANT OFFSET INDEXED - In this mode, a two's complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5 bit (-16 to +15)
8 bit (-128 to +127)
16 bit (-32768 to +32767)

The two's complement 5 bit offset is included in the next byte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8 bit offset is contained in a single byte following the postbyte. The two's complement 16 bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant offset indexing are:

LDA 23, X
LDX -2, S
LDY 300, X
LDU CAT, Y

ACCUMULATOR OFFSET INDEXED

This mode is similar to constant offset indexed except that the two's complement value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to

INSTRUCTION SET

The instruction set of the EF6809 is similar to that of the 6800 and is upward compatible at the source code level.

The number of opcodes has been reduced from 77 to 59, but

Source	Destination

ACCUMULATOR OFFSET INDEXED This mode is similar to constant offset indexed except that the two's complement value in one of the accumulators (A, R, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The positive signifier which accumulator is used as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run time.

Some examples are

LEA B, Y
LDX D, Y
LEAX R, X

AUTO INCREMENT/DECREMENT INDEXED In the auto increment/decrement mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment, but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two for tables of either R or 16 bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are

LEA .X +
STD .Y + 4
LDB -Y
LDX .- -S

Care should be taken in performing operations on 16 bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X + 4 (X initialized to 0)

The desired result is to store zero in locations \$0000 and \$0004 then increment X to point to \$0002. In reality, the following occurs:

0-temp calculate the EA, temp is a holding register
X + 4-X perform auto increment
X-1temp do store operation

INDEXED INDIRECT All of the indexing modes, with the exception of auto increment/decrement by one or a 14 bit offset, may have an additional level of indirection specified in indirect addressing. The effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution
A = X X (don't care)
X = \$F000

\$F000 LDA \$10, X1 EA is now \$F010
\$F010 \$F11 \$F150 is now the
\$F011 \$50 now EA
\$F150 \$AA

After Execution
A = \$AA Actual Data Loaded
X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by one indirect). Some examples of indexed indirect are

LEA [X], X1
LDD [10, S]
LEA [R, Y]
LDD [X + 4]

RELATIVE ADDRESSING

The type of following the branch opcode is level treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC. Short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2¹⁶. Some examples of relative addressing are

BEO CAT (short)
BGT DOG (short)
CAT LEO RAT (long)
DOG LBT RABBIT (long)

RAT NOP
RABBIT NOP

PROGRAM COUNTER RELATIVE The PC can be used as the pointer register with R or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved. If referenced relative to the program counter. Examples are:

LEAX TABLE, PC
LDA CAT, PC
LDA [CAT], PCRI
LDU [DOG], PCRI

Since program counter relative is a type of indexing, an additional level of indirection is available.

INSTRUCTION SET

The instruction set of the EF6809 is similar to that of the 6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 56, but because of the expanded architecture and additional addressing modes, the number of available opcodes with different addressing modes has risen from 19 to 146.


Some of the new instructions are described in detail below.

PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (SI) or user stack (U). Any single register or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instructions, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed, each bit defines a unique register to push or pull, as shown below.



TFR/EXG

Within the EF6809, any register may be transferred to or exchanged with another of like size, i.e., 8 bit to 8 bit or 16 bit to 16 bit. Bits 4, 7 of possibly define the source register, while bits 0, 3 represent the destination register. These are denoted as follows:

TABLE 2 - LEA EXAMPLES

Instruction	Operation	Comment
LEAX 10, X	X ← 10	Adds 5-Bit Constant 10 to X
LEAX \$00, X	X ← \$00	Adds 16-Bit Constant \$00 to X
LEAY A, Y	Y ← A	Adds 8-Bit A Accumulator to Y
LEAY D, Y	Y ← D	Adds 16-Bit D Accumulator to Y
LEAU -10, U	U ← 10	Subtracts 10 from U
LEAS -10, S	S ← 10	Used to Reserve Area on Stack
LEAS 10, S	S ← 10	Used to "Clean Up" Stack
LEAX S, S	S ← S	Transfers AS Well As Adds

Transfer Exchange, Pushbyte

Source Destination

Register Table
0000 - D 1A B1 1000 - A
0001 - X 1001 - B
0010 - Y 1010 - CCN
0011 - U 1011 - DPN
0100 - S
0101 - PC

NOTE

All other combinations are undefined and INVALID

LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) words by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3. The LEA instruction also allows the user to access data and tables in a position independent manner. For example

LEAX MSG1, PCRI
(BSN PCRIA (print message routine))

MSG1 FCC MESSAGE

This sample program prints "MESSAGE". By writing MSG1, PCRI, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows

1. b ← temp (calculate the EA)
2. b + 1 ← b (modify b, postincrement)
3. temp ← a (load a)

LEAA, -b

1. b - 1 ← temp (calculate EA with predecrement)
2. b - 1 ← b (modify b, predecrement)
3. temp ← a (load a)

Auto increment by two and auto decrement by two instructions work similarly. Note that LEAX: X+ does not change X; however, LEAX: -X does decrement. LEAX: 1, X should be used to increment X by one.

AMUL

Multiplies the unsigned binary numbers in the A and B accumulators and places the unsigned result into the 16 bit D accumulator. The unsigned multiply also allows multiple precision multiplications.

LONG AND SHORT RELATIVE BRANCHES

EF6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the B or 16 bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be easily generated through the use of relative branching. Both short (8 bit) and long (16 bit) branches are available.

SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (IRQ, IRT0) with its mask bit (IF or II) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since IRT0 and IRT1 are not edge triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FRT0, FRT1) with its mask bit (IF or II) set, the processor will clear the sync state and continue processing by executing the next in line instruction. Figure 17 depicts sync timing.

SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on the EF6809, and are prioritized in the following order: SWI, SWI2, SWI3.

16 BIT OPERATION

The EF6809 has the capability of processing 16 bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

CYCLE-BY-CYCLE OPERATION

The address bus cycle by cycle performance chart (Figure 18) illustrates the memory access sequence corresponding to each possible instruction and addressing mode in the EF6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always latched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart. VMA is an indication of FFF16 on the address bus, R/W = 1 and BS = 0. The following examples illustrate the use of the chart.

Example 1: LBSN (Branch Taken)
Before Execution SP = F000

```

$0000      . LBSN CAT
          .
          .
          .
$A000 CAT
    
```

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	0000	7A	1	Opcode Fetch
2	0001	A0	1	Operand Address, High Byte
3	0002	00	1	Operand Address, Low Byte
4	FFFF	•	1	VMA Cycle
5	FFFF	•	1	VMA Cycle
6	A000	•	1	Computed Branch Address
7	FFFF	•	1	Stack High Order Byte of Return Address
8	FFFF	80	0	Stack Low Order Byte of Return Address
9	FFFF	01	0	Return Address

Example 2: DEC (Extended)

```

$0000 DEC $A000
          .
          .
          .
$A000 $80
    
```

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	0000	7A	1	Opcode Fetch
2	0001	A0	1	Operand Address, High Byte
3	0002	00	1	Operand Address, Low Byte
4	FFFF	•	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	•	1	VMA Cycle
7	A000	7F	0	Store the Decrement Data

* The data bus has the data at that particular address.

INSTRUCTION SET TABLES


The instructions of the EF6809 have been broken down into five different categories. They are as follows:

- 8 bit operation (Table 4)
 - 16 bit operation (Table 5)
 - Index register/stack pointer instructions (Table 6)
 - Relative branches (long or short) (Table 7)
 - Miscellaneous instructions (Table 8)
- Hexadecimal values for the instructions are given in Table 9.

PROGRAMMING AID

Figure 19 contains a compilation of data that will assist in programming the EF6809.


FIGURE 17 - SYNC TIMING



NOTES

- If the associated mask bit is set when the interrupt is requested, this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI) or an unmasked IRT0 or IRT1, interrupt processing continues with this cycle as in Figures 9 and 10 (Interrupt Timing).
- If mask bits are clear, IRT0 and IRT1 must be held low for three cycles to guarantee interrupt to be taken, although only one cycle is necessary to bring the processor out of SYNC.
- Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.3 V, unless otherwise specified.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
84



- 23/37

FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 4 of 8)




FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 5 of 8)





FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 6 of 8)



**FIGURE 4
CUMULATIVE PERFORMANCE (1970-1981)**





TABLE 4 SOME ACHIEVEMENTS AND THE ASSOCIATED RESEARCHERS



* The index register is incremented following the increment access

2222.1

TABLE 4 SOME ACHIEVEMENTS AND THE ASSOCIATED RESEARCHERS

NOTE: A, B, CC, or D^o may be pushed to Ignited from stack with either PSIS, PSHU (PULS, PULU) instructions.

	Operation
Memorize	
ADD	Add memory to D accumulator
CMR	Compare memory from D accumulator
CMR D	Compare memory from D1 to D2

NOTE: D may be pushed (pulled) to stack with either PUSH, PUSHU (PULS, PULLU) instructions.

TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES

OP	Mem	Mode	OP	Mem	Mode	OP	Mem	Mode
00	NEG	6	30	LEAX	Indirect	70	NEG	Indirect
01	.	7	31	LEAY	4, 2+	81	.	7+
02	.	7	32	LEAS	4, 2+	82	.	7+
03	COM	2	33	LEAU	Indirect	83	COM	7+
04	LSH	2	34	PSHS	Indirect	84	LSH	7+
05	.	2	35	PULS	Indirect	85	.	7+
06	NOH	2	36	PSHU	Indirect	86	NOH	7+
07	ASH	2	37	PULU	Indirect	87	ASH	7+
08	ASL, LSL	2	.	.	-	88	ASL, LSL	7+
09	ROL	2	39	RLS	Indirect	89	ROL	7+
0A	DEC	2	3A	ABX	3	9A	DEC	7+
0B	.	2	3B	RIU	6/15	9B	.	7+
0C	INC	2	3C	CWAI	8/20	9C	INC	7+
0D	LSI	2	3D	MUL	Indirect	9D	LSI	7+
0E	INP	2	3E	.	11	9E	INP	7+

2	JF	SWI	Inherent	19	1	6F
---	----	-----	----------	----	---	----

Page 2	Page 3	Page 4	Page 5	Page 6	Page 7	Page 8	Page 9	Page 10	Page 11	Page 12	Page 13	Page 14	Page 15	Page 16	Page 17	Page 18	Page 19	Page 20	Page 21	Page 22	Page 23	Page 24	Page 25	Page 26	Page 27	Page 28	Page 29	Page 30	Page 31	Page 32	Page 33	Page 34	Page 35	Page 36	Page 37	Page 38	Page 39	Page 40	Page 41	Page 42	Page 43	Page 44	Page 45	Page 46	Page 47	Page 48	Page 49	Page 50	Page 51	Page 52	Page 53	Page 54	Page 55	Page 56	Page 57	Page 58	Page 59	Page 60	Page 61	Page 62	Page 63	Page 64	Page 65	Page 66	Page 67	Page 68	Page 69	Page 70	Page 71	Page 72	Page 73	Page 74	Page 75	Page 76	Page 77	Page 78	Page 79	Page 80	Page 81	Page 82	Page 83	Page 84	Page 85	Page 86	Page 87	Page 88	Page 89	Page 90	Page 91	Page 92	Page 93	Page 94	Page 95	Page 96	Page 97	Page 98	Page 99	Page 100	Page 101	Page 102	Page 103	Page 104	Page 105	Page 106	Page 107	Page 108	Page 109	Page 110	Page 111	Page 112	Page 113	Page 114	Page 115	Page 116	Page 117	Page 118	Page 119	Page 120	Page 121	Page 122	Page 123	Page 124	Page 125	Page 126	Page 127	Page 128	Page 129	Page 130	Page 131	Page 132	Page 133	Page 134	Page 135	Page 136	Page 137	Page 138	Page 139	Page 140	Page 141	Page 142	Page 143	Page 144	Page 145	Page 146	Page 147	Page 148	Page 149	Page 150	Page 151	Page 152	Page 153	Page 154	Page 155	Page 156	Page 157	Page 158	Page 159	Page 160	Page 161	Page 162	Page 163	Page 164	Page 165	Page 166	Page 167	Page 168	Page 169	Page 170	Page 171	Page 172	Page 173	Page 174	Page 175	Page 176	Page 177	Page 178	Page 179	Page 180	Page 181	Page 182	Page 183	Page 184	Page 185	Page 186	Page 187	Page 188	Page 189	Page 190	Page 191	Page 192	Page 193	Page 194	Page 195	Page 196	Page 197	Page 198	Page 199	Page 200	Page 201	Page 202	Page 203	Page 204	Page 205	Page 206	Page 207	Page 208	Page 209	Page 210	Page 211	Page 212	Page 213	Page 214	Page 215	Page 216	Page 217	Page 218	Page 219	Page 220	Page 221	Page 222	Page 223	Page 224	Page 225	Page 226	Page 227	Page 228	Page 229	Page 230	Page 231	Page 232	Page 233	Page 234	Page 235	Page 236	Page 237	Page 238	Page 239	Page 240	Page 241	Page 242	Page 243	Page 244	Page 245	Page 246	Page 247	Page 248	Page 249	Page 250	Page 251	Page 252	Page 253	Page 254	Page 255	Page 256	Page 257	Page 258	Page 259	Page 260	Page 261	Page 262	Page 263	Page 264	Page 265	Page 266	Page 267	Page 268	Page 269	Page 270	Page 271	Page 272	Page 273	Page 274	Page 275	Page 276	Page 277	Page 278	Page 279	Page 280	Page 281	Page 282	Page 283	Page 284	Page 285	Page 286	Page 287	Page 288	Page 289	Page 290	Page 291	Page 292	Page 293	Page 294	Page 295	Page 296	Page 297	Page 298	Page 299	Page 300	Page 301	Page 302	Page 303	Page 304	Page 305	Page 306	Page 307	Page 308	Page 309	Page 310	Page 311	Page 312	Page 313	Page 314	Page 315	Page 316	Page 317	Page 318	Page 319	Page 320	Page 321	Page 322	Page 323	Page 324	Page 325	Page 326	Page 327	Page 328	Page 329	Page 330	Page 331	Page 332	Page 333	Page 334	Page 335	Page 336	Page 337	Page 338	Page 339	Page 340	Page 341	Page 342	Page 343	Page 344	Page 345	Page 346	Page 347	Page 348	Page 349	Page 350	Page 351	Page 352	Page 353	Page 354	Page 355	Page 356	Page 357	Page 358	Page 359	Page 360	Page 361	Page 362	Page 363	Page 364	Page 365	Page 366	Page 367	Page 368	Page 369	Page 370	Page 371	Page 372	Page 373	Page 374	Page 375	Page 376	Page 377	Page 378	Page 379	Page 380	Page 381	Page 382	Page 383	Page 384	Page 385	Page 386	Page 387	Page 388	Page 389	Page 390	Page 391	Page 392	Page 393	Page 394	Page 395	Page 396	Page 397	Page 398	Page 399	Page 400	Page 401	Page 402	Page 403	Page 404	Page 405	Page 406	Page 407	Page 408	Page 409	Page 410	Page 411	Page 412	Page 413	Page 414	Page 415	Page 416	Page 417	Page 418	Page 419	Page 420	Page 421	Page 422	Page 423	Page 424	Page 425	Page 426	Page 427	Page 428	Page 429	Page 430	Page 431	Page 432	Page 433	Page 434	Page 435	Page 436	Page 437	Page 438	Page 439	Page 440	Page 441	Page 442	Page 443	Page 444	Page 445	Page 446	Page 447	Page 448	Page 449	Page 450	Page 451	Page 452	Page 453	Page 454	Page 455	Page 456	Page 457	Page 458	Page 459	Page 460	Page 461	Page 462	Page 463	Page 464	Page 465	Page 466	Page 467	Page 468	Page 469	Page 470	Page 471	Page 472	Page 473	Page 474	Page 475	Page 476	Page 477	Page 478	Page 479	Page 480	Page 481	Page 482	Page 483	Page 484	Page 485	Page 486	Page 487	Page 488	Page 489	Page 490	Page 491	Page 492	Page 493	Page 494	Page 495	Page 496	Page 497	Page 498	Page 499	Page 500	Page 501	Page 502	Page 503	Page 504	Page 505	Page 506	Page 507	Page 508	Page 509	Page 510	Page 511	Page 512	Page 513	Page 514	Page 515	Page 516	Page 517	Page 518	Page 519	Page 520	Page 521	Page 522	Page 523	Page 524	Page 525	Page 526	Page 527	Page 528	Page 529	Page 530	Page 531	Page 532	Page 533	Page 534	Page 535	Page 536	Page 537	Page 538	Page 539	Page 540	Page 541	Page 542	Page 543	Page 544	Page 545	Page 546	Page 547	Page 548	Page 549	Page 550	Page 551	Page 552	Page 553	Page 554	Page 555	Page 556	Page 557	Page 558	Page 559	Page 560	Page 561	Page 562	Page 563	Page 564	Page 565	Page 566	Page 567	Page 568	Page 569	Page 570	Page 571	Page 572	Page 573	Page 574	Page 575	Page 576	Page 577	Page 578	Page 579	Page 580	Page 581	Page 582	Page 583	Page 584	Page 585	Page 586	Page 587	Page 588	Page 589	Page 590	Page 591	Page 592	Page 593	Page 594	Page 595	Page 596	Page 597	Page 598	Page 599	Page 600	Page 601	Page 602	Page 603	Page 604	Page 605	Page 606	Page 607	Page 608	Page 609	Page 610	Page 611	Page 612	Page 613	Page 614	Page 615	Page 616	Page 617	Page 618	Page 619	Page 620	Page 621	Page 622	Page 623	Page 624	Page 625	Page 626	Page 627	Page 628	Page 629	Page 630	Page 631	Page 632	Page 633	Page 634	Page 635	Page 636	Page 637	Page 638	Page 639	Page 640	Page 641	Page 642	Page 643	Page 644	Page 645	Page 646	Page 647	Page 648	Page 649	Page 650	Page 651	Page 652	Page 653	Page 654	Page 655	Page 656	Page 657	Page 658	Page 659	Page 660	Page 661	Page 662	Page 663	Page 664	Page 665	Page 666	Page 667	Page 668	Page 669	Page 670	Page 671	Page 672	Page 673	Page 674	Page 675	Page 676	Page 677	Page 678	Page 679	Page 680	Page 681	Page 682	Page 683	Page 684	Page 685	Page 686	Page 687	Page 688	Page 689	Page 690	Page 691	Page 692	Page 693	Page 694	Page 695	Page 696	Page 697	Page 698	Page 699	Page 700	Page 701	Page 702	Page 703	Page 704	Page 705	Page 706	Page 707	Page 708	Page 709	Page 710	Page 711	Page 712	Page 713	Page 714	Page 715	Page 716	Page 717	Page 718	Page 719	Page 720	Page 721	Page 722	Page 723	Page 724	Page 725	Page 726	Page 727	Page 728	Page 729	Page 730	Page 731	Page 732	Page 733	Page 734	Page 735	Page 736	Page 737	Page 738	Page 739	Page 740	Page 741	Page 742	Page 743	Page 744	Page 745	Page 746	Page 747	Page 748	Page 749	Page 750	Page 751	Page 752	Page 753	Page 754	Page 755	Page 756	Page 757	Page 758	Page 759	Page 760	Page 761	Page 762	Page 763	Page 764	Page 765	Page 766	Page 767	Page 768	Page 769	Page 770	Page 771	Page 772	Page 773	Page 774	Page 775	Page 776	Page 777	Page 778	Page 779	Page 780	Page 781	Page 782	Page 783	Page 784	Page 785	Page 786	Page 787	Page 788	Page 789	Page 790	Page 791	Page 792	Page 793	Page 794	Page 795	Page 796	Page 797	Page 798	Page 799	Page 800	Page 801	Page 802	Page 803	Page 804	Page 805	Page 806	Page 807	Page 808	Page 809	Page 810	Page 811	Page 812	Page 813	Page 814	Page 815	Page 816	Page 817	Page 818	Page 819	Page 820	Page 821	Page 822	Page 823	Page 824	Page 825	Page 826	Page 827	Page 828	Page 829	Page 830	Page 831	Page 832	Page 833	Page 834	Page 835	Page 836	Page 837	Page 838	Page 839	Page 840	Page 841	Page 842	Page 843	Page 844	Page 845	Page 846	Page 847	Page 848	Page 849	Page 850	Page 851	Page 852	Page 853	Page 854	Page 855	Page 856	Page 857	Page 858	Page 859	Page 860	Page 861	Page 862	Page 863	Page 864	Page 865	Page 866	Page 867	Page 868	Page 869	Page 870	Page 871	Page 872	Page 873	Page 874	Page 875	Page 876	Page 877	Page 878	Page 879	Page 880	Page 881	Page 882	Page 883	Page 884	Page 885	Page 886	Page 887	Page 888	Page 889	Page 890	Page 891	Page 892	Page 893	Page 894	Page 895	Page 896	Page 897	Page 898	Page 899	Page 900	Page 901	Page 902	Page 903	Page 904	Page 905	Page 906	Page 907	Page 908	Page 909	Page 910	Page 911	Page 912	Page 913	Page 914	Page 915	Page 916	Page 917	Page 918	Page 919	Page 920	Page 921	Page 922	Page 923	Page 924	Page 925	Page 926	Page 927	Page 928	Page 929	Page 930	Page 931	Page 932	Page 933	Page 934	Page 935	Page 936	Page 937	Page 938	Page 939	Page 940	Page 941	Page 942	Page 943	Page 944	Page 945	Page 946	Page 947	Page 948	Page 949	Page 950	Page 951	Page 952	Page 953	Page 954	Page 955	Page 956	Page 957	Page 958	Page 959	Page 960	Page 961	Page 962	Page 963	Page 964	Page 965	Page 966	Page 967	Page 968	Page 969	Page 970	Page 971	Page 972	Page 973	Page 974	Page 975	Page 976	Page 977	Page 978	Page 979	Page 980	Page 981	Page 982	Page 983	Page 984	Page 985	Page 986	Page 987	Page 988	Page 989	Page 990	Page 991	Page 992	Page 993	Page 994	Page 995	Page 996	Page 997	Page 998	Page 999	Page 1000
--------	--------	--------	--------	--------	--------	--------	--------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	---------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	----------	-----------

7	57	CLUB	inherit 2	1	84
---	----	------	-----------	---	----

LEGEND:

- Number of MFU cycles (less possible push pull or indexed mode cycles)
- f Number of program bytes
- * Denotes unused opcode

FIGURE 19 – PROGRAMMING AID

[illegible]

FIGURE 19 – PROGRAMMING AID (CONTINUED)

Instruction	Forme	Addressing Mode			Description	3 2 1 0			
		OP	Mode			M	Z	V	C
			DP	MVW					
BCC	BCC LBCC	24 24	3 3	7 7	Branch C = 0 Long Branch C = 0				
BCS	BCL LBCL	25 25	3 3	7 7	Branch C = 1 Long Branch C = 1				
BEO	BEO LBEO	27 27	3 3	7 7	Branch Z = 1 Long Branch Z = 0				
BGE	BGE LBGE	2C 2C	3 3	7 7	Branch Z = 1 Long Branch Z = 0				
BGT	BGT LBGT	2E 2E	3 3	7 7	Branch Z = 1 Long Branch Z = 0				
BHI	BHI LBHI	22 22	3 3	7 7	Branch Higher Long Branch Higher				
BHS	BHS LBHS	24 24	3 3	7 7	Branch Higher on Same Long Branch Higher on Same				
BLE	BLE LBLE	2E 2E	3 3	7 7	Branch Z = 1 Long Branch Z = 1				
BLO	BLO LBLO	25 25	3 3	7 7	Branch lower Long Branch Lower				

SIMPLE CONDITIONAL BRANCHES (No. 14)

Code	Frequency	Mean	Standard deviation	Sample size
1	28	8M	1M	N = 1
2	27	8O	8O	Z = 1
3	29	BVS	V = 1	V = 1
4	25	BCS	C = 1	C = 1
5	28	8PL	8PL	Z = 1
6	27	8NE	8NE	Z = 1
7	29	BVC	V = 1	V = 1
8	25	BCC	C = 1	C = 1

UNDESIGNED CONDITIONAL BRANCHES IN C++ 141

Time	Of	Of	Of
12 m	23	BLS	23
12 m	24	BLO	25
12 m	27	BNE	26
12 m	23	BII	22
12 m	25	BHS	24

- 1 All conditional branches have both short and long variations
- 2 All short branches are two bytes and require three cycles
- 3 All conditional long branches are formed by prefixing the short branches with a 0x76 instruction
- 4 All conditional long branches require four bytes and six cycles

310N
40N

A1 and A2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit constants are A B CC DP

The 16 bit registers are X, Y, Z, PC.

and the following are the results of the analysis:

EA is the effective address

The PSII and PUL instructions require 5 cycles plus 1 cycle for each byte pushed.

5(6) means 5 cycles if branch not taken, 6 cycles if taken (BRI)

SWI sets I and F bits. SWI2 and SWI3 do not affect I and

Conditions Codes set as a direct result of the instruction


proofs are well suited for such

Value of Hall Entry 10,000

Special Case - Carry set if b7 is SET

—

PHYSICAL DIMENSIONS



ALSO AVAILABLE






J SUFFIX	C SUFFIX
CENDIP PACKAGE	CERAMIC PACKAGE

1111

DEVICE	PACKAGE										OPER. TEMP		SCREENING LEVEL		
	C	J	P	E	FN	U*	V	M	Bid	D	QIB	BIB			
	E768A09 (1.9 Mm ²)	•	•	•	•	•	•	•	•	•	•	•	•		
E768A09 (1.8 Mm ²)	•	•	•	•	•	•	•	•	•	•	•	•			
E768A09 (2.0 Mm ²)	•	•	•	•	•	•	•	•	•	•	•	•			

Examples: E768D09, E768D09CV, E768D09CM

Package: C: Ceramic DIL J: Can/Dip DIL P: Plastic DIL E: LCCC FN: PLCC
 Oper. temp.: U*: 0°C to +70°C, V: -40°C to +85°C, M: -55°C to +125°C, * may be omitted.
 Screening level: Bid: Ino and outfil, D: NTC 96803 level D,
 QIB: NTC 96803 level G, BIB: NTC 96803 level B and Mil-STD-883C level B.



These specifications are subject to change without notice.
Please inquire with our sales offices about the availability of the different packages.