Contents			
Section	Page	Section	Page
Title & Contents (this page)	1	Modules	
Notes	2	Trigger-Slot Counter & Decoder	M 1
Timebase	3	Sample-Delay Counter	M2
Function Selection & Remote Control	4	PAR-DAR-AR Control, DAR	М3
Execution Control	5	PAR-AR 0,1	M4
Sweep Trigger & Processing Initiation	6	PAR-AR 2:9	M 5
Processing State	7	AC Control	М6
PAR, DAR Triggers	8	AC0:3	М7
PAR, DAR, AR Multiplexor	9	AC4:19	М8
Accumulator Trigger & Control	10	AC20:23	М9
Memory Control, MAR, ADC, DAC Triggers	11	External Sync Amp.	M10
Accumulator & Memory Data	12	Memory Cycle Generation	-
Shifter Triggers	13	Memory Inhibit	-
Shifter Control	14	Memory Sense	-
Shifter Counter & Hold Register	15	Memory Drive R/W	-
MAR & Memory Address	16	Memory Drive Common	-
Vertical & Horizontal Registers & DACs	17	VDAC, HDAC - Analog	M11
4-Channel Selection Logic	18	Sample & Hold, Noise Calculator - Analog	M12
4-Channel Multiplex & Sample	19	ADC - Analog	M13
ADC	20	Channel Multiplex - Analog	-
Misc. Signal Distribution	21		
CRT Deflection & Z Axis	22		
CRT Power Supply	23	Timing	
Power Supply: V+5, V+12	24	Trigger-Slot Timing Graph	T1
Power Supply: V-7.5, V-12, V+19.5, V-19.5	25	Sample-Delay Counter Timing Graph	T2
Connectors J15::J18, JP1, JP2	26	Execution Timing Graph	Т3
Connectors JP21 :: JP28	27	PREP State Trigger Sequence	T4

# **HP 5480A DSA**

Section: Title Page: 1

age: 1 Rendition: 2022 Sep 5

#### Notes

- The symbol ▼ without an additional label denotes +5V.
- · Capacitance in microfarads unless otherwise indicated.
- \*OUT: Several circuits have outputs tied together for a wired-AND function, however the outputs are totem-pole outputs, not open-collector.
- This drawing is based primarily on the manufacturer's schematic, with additional observation of Unit 171. Many signals
  are renamed for greater consistency.
- ICs are identified by a prefix "U" rather than "IC" of the original schematic.
- Some signal connections which 'go nowhere' are not shown in this document. For example, many timing-slot signals are distributed to pins on more boards than shown but are not used on those boards.

Log

· 2022 May Initial drawing started / bhilpert.


#### **HP 5480A DSA**

Section: Notes

Page: 2 Rendition: 2022 Sep 5


ASSEMBLY	SCH	ASSEMBLY	SCH
5480 A1: DISF	,	5480 A4:	
1	√	1	$\checkmark$
2	√ √ √		
3	√	5480 A5: PS	
4	√	1	$\checkmark$
		2	$\checkmark$
5480 A2: MEM			
1	В	5486: CTL	> > > > > > > > > > > > > > > > > > >
2	В	1	$\checkmark$
3	В	2	$\checkmark$
4	В	3	$\checkmark$
5	В	4	$\checkmark$
6	В	5	$\checkmark$
7	В	6	$\checkmark$
8	В	7	$\checkmark$
9	√ √ √ B	8	$\checkmark$
10	√	9	$\checkmark$
11	√	10	$\checkmark$
12	√	11	$\checkmark$
13		12	$\checkmark$
14	√	13	$\checkmark$
5480 A3: ACC	,AR	5487: ANA	
1	√	1	DF
2	√	2	$\checkmark$
3	√	3	$\checkmark$
4	√	4	$\checkmark$
5	√	5	DF
6	√	6	0.5
7	√	7	$\checkmark$
8	< < < < < < < < < < < < < < < < < < <		
9	√		
10	√		
11	√		
12	√		

NEW SIG NAME F_AVE F_SUM F_HGM F_MCS F_HFREQ F_HTIME	HP SIG NAME SW AVE SW SUM SW HIST SW MCS FREQ HIST TIME HIST
X_RUN X_STOP X_DISP X_RECORD	L START L STOP L DISPLAY L RECORD
P_AVE P_SUM P_HBEG P_HEND P_MCS P_DISP P_PREP	AVE SUM HGM BEGIN HGM END MCS DISPLAY PREPARE
nSAMPLE_P	SAMPLE START PROCESS NON PROCESS
PAR_SET1020 DAR_SET1020 WAR_LD RAR_MOD VHR_LD AR1000 AR1020	SET PAR SET DAR SET HORIZ MOD HOLD SET VERT PSD1 PSD2
nT0	OUTPUT MPX





Section: Timebase


Page: 3 Rendition: 2022 Sep 5





Section: Function Selection & Remote Control Page: 4 Rendition: 2022 Sep 5

























Section: Memory Control, MAR, ADC, DAC Triggers Page: 11 Rendition: 2022 Sep 5




Section: Accumulator & Memory Data


Page: 12 Rendition: 2022 Sep 5




Section: Shifter Triggers Page: 13 Rendition: 2022 Sep 5




Section: Shifter Control Page: 14 Rendition: 2022 Sep 5





Section: Shifter Counter & Hold Register
Page: 15 Rendition: 2022 Sep 5




Section: MAR & Memory Address
Page: 16 Rendition: 2022 Sep 5












Section: ADC Page: 20 Rendition: 2022 Sep 5







Section: Misc. Signal Distribution Page: 21 Rendition: 2022 Sep 5












Section: CRT Power Supply Page: 23

Rendition: 2022 Sep 5





Section: Power Supply: V+5, V+12 Page: 24 Rendition: 2022 Sep 5



Section: Power Supply: V–7.5, V–12, V+19.5, V–19.5 Page: 25 Rendition: 2022 Sep 5

			J 1 5		REMOTE A	
	1	2	3	4	Signal	1/0
1		Α			-	
				В	-	
2	С				nR_MCYCLE	ΙP
			D		nR_AC_EN_SH_LD	ΙP
3		E			nR_VHR_LD	ΙP
				F	nR_AC_CLR	ΙP
4	Н				nR_AC_SH_CLK	ΙP
			J		-	
5		К			<b> </b> -	
				L	_	
6	М				nR PARLO	IL
۰	141		N		nR_PAR_SH_CLK	IP
7		P			nR_AC_20GATE_UP	IL
, ,				R	nR_AC_20GATE_DN	IL
8	S				nR_PARL1	IL
0	3		_		_	IP
9		IJ			nR_PAR_CLR nR_DAR_SET1020	IP IP
9		U		.,		
10	147			V	nR_MAR_LD	IP 
10	W		.,		nR_PARL2	IL
			Х		nR_MREAD	IP
11		Y		_	nR_MWRITE	ΙP
				<u>Z</u>	-	
12	а				nR_PARL3	IL
			<u>b</u>		nR_PAR_EN_SHLD	IP 
13		С			nR_PREP	IL
				d	nR_AVE	IL
14	е		_		nR_PARL4	IL
			f			
15		h			nSET_X_DISP	OP
				j	nADC_START	OP
16	k				nR_PARL5	IL
			m			
17		n			nCS_ATTACHED	IL
				р	nX_STOP	OL
18	r				nR_PARL6	IL
			S		-	
19		t			-	
				u	-	
20	٧				nR_PARL7	IL
			W		-	
21		Х			-	
				у	-	
22	z				nR_PARL8	IL
			AA		nR_EN_PAR_TO_AR	
23		ВВ			-	
				CC	-	
24	DD				nR_PARL9	IL
			EE		-	
25		FF			GND	
				НН	GND	
					IL = Input, Level	
					IP = Input, Pulse	
					OL= Output, Level	

			J 1 6		REMOTE B	
	1	2	3	4	Signal	1/0
1		Α			nR_AC_EN_SHL	IP
•				В	nR_AC_EN_SHR	IP
2	С				nR_AC_EN_CNT	IP
-	_		D		nR_AC_EN_SHLD	IP
3	_	E			nR_AC_EN_LPOPEN	IP I
		_		_	nR_AC_CLR	IP
4	Н			F	1 – –	
4	н				nR_AC_SH_CLK	IP
			J		nR_AC+1	IP
5		K			nR_AC-1	IP
				L	nR_PAR_EN_SHR	IP
6	М				nR_PAR_EN_CNT	IP
			N		nR_PAR_SH_CLK	IP
7		Р			nR_PAR+1	IP
				R	nR_PAR-1	ΙP
8	S				nR_EN_PAR_TO_AR	IP
			Т		nR_PAR_CLR	IP
9		U			nR_DAR_SET1020	IP
-		-		V	nR_MAR_LD	IP
10	W			•	nR_MAR_MOD	
'	**		Χ		nR_MREAD	ΙP
11		Υ	^		nR_MWRITE	IP I
111		ī		_	_	
-	_			Z	nAR9	OL
12	а				nPAR0	OL
			b		R_PARS9	IL
13		С			nSAAR0	IL
				d	nSBAR0	IL
14	е				nSBAR1	IL
			f		nSAAR1	IL
15		h			nAR0	OL
				j	nAR1	OL
16	k				nSVQ_MAIN	IL
			m		nSVQ_SUB	iL
17		n			nMBSL	OL
' '				р	nT0	OP
18	r			Р	nX_DISP	OL
' 0	'		_		_	IL
10	_	_	S		CHAN_EN	
19		t			+5V	OL
				u	nSAAR2	IL
20	V				nSAAR3	IL
$\square$			W		nR_PAR+4	IP
21		Х			nR_PAR+2	IP
				У	INTENS MOD	
22	z				nPBM_START	1/0-P
			AA		nEN_PAR_TO_AR	ΙP
23		ВВ			nPBM_STOP	1/0-P
				СС	nPBM_DISPLAY	1/0-P
24	DD				nPBM_RECORD	I/O-P
-			EE		nCLR_DISP	I/O-P
25		FF			GND	" "
[23]		FF		НН	GND	
$\vdash$				пН		
					IL = Input, Level	
					IP = Input, Pulse	
1					OL= Output, Level	

		J 1	<u>7,J</u>		REMOTE	C1,C2	
	1_	2	3	4	Signal		1/0
1		Α			nR_ACL0		IL
				В	AC0		OL
2	С				nR_ACL12		IL
			D		AC12		OL
3		Е			nR_ACL1		IL
-				F	AC1		OL
4	Н				nR_ACL13		IL
•	٠.		.1		AC13		OL
5		К			nR_ACL2		IL
3				L	AC2		OL
6	М				nR_ACL14		IL
О	IVI		N				OL.
7	_	P	_IN_		AC14		
1		Р			nR_ACL3		ΙL
_	_			R	AC3		OL.
8	S		_		nR_ACL15		IL
			_T_		AC15		OL
9		U			nR_ACL4		IL
				V	AC4		OL
10	W				nR_ACL16		IL
			X		AC16		OL
11		Υ			nR_ACL5		IL
				Z	AC5		OL
12	а				nR_ACL17		IL
			b		AC17		OL
13		С			nR_ACL6		IL
				d	AC6		OL
14	е				nR_ACL18		IL
			f		AC18		OL
15		h			nR_ACL7		IL
-				j	AC7		OL
16	k				nR_ACL19		IL
			m		AC19		OL
17		n			nR_ACL8		IL
				р	AC8		OL
18	r			Ρ	nR_ACL20		IL
10	'		c		AC20		OL
19		t	_ S		nR_ACL9		IL
נו		ι			AC9		OL.
20	.,			u	1		
20	٧				nR_ACL21		IL
2.			W		AC21		OL.
21		Х			nR_ACL10		IL
				у	AC10		OL
22	Z				nR_ACL22		IL
_			AA		AC22		OL
23		ВВ			nR_ACL11		IL
				CC	AC11		OL
24	DD				nR_ACL23		IL
			EE		AC23		OL
25		FF			GND		
				НН	GND		

OL= Output, Level

JP1		Α	2 M	lemo	ry	<-	> Mainframe
	Р	J			J	Р	
			50	25			
ACS23	С	С	49	24	С	С	AC23
ACS22	С	С	48	23	С	С	AC22
ACS21	С	С	47	22	С	С	AC21
ACS20	С	С	46	21	С	С	AC20
ACS19	С	С	45	20	С	С	AC19
ACS18	С	С	44	19	С	С	AC18
ACS17	С	С	43	18	С	С	AC17
ACS16	С	С	42	17	С	С	AC16
ACS15	С	С	41	16	С	С	AC15
ACS14	С	С	40	15	С	С	AC14
ACS13	С	С	39	14	С	С	AC13
ACS12	С	С	38	13	С	С	AC12
ACS11	С	С	37	12	С	С	AC11
ACS10	С	С	36	11	С	С	AC10
ACS9	С	С	35	10	С	С	AC9
ACS8	С	С	34	9	С	С	AC8
ACS7	С	С	33	8	С	С	AC7
ACS6	С	С	32	7	С	С	AC6
ACS5	С	С	31	6	С	С	AC5
ACS4	С	С	30	5	С	С	AC4
ACS3	С	С	29	4	С	С	AC3
ACS2	С	С	28	3	С	С	AC2
ACS1	С	С	27	2	С	С	AC1
ACS0	С	С	26	1	С	С	AC0

JP2		Α	2 M	lemo	ry	<=	> Mainframe
	Р	J			J	Р	
			50	25			
			49	24			
			48	23			
			47	22			
SCALE CAL ZERO	С	С	46	21	С	С	SCALE CAL FULL
nR_MCYCLE	С	С	45	20	С	С	nMCYCLE
nR_MWRITE	С	С	44	19	С	С	nMWRITE
nR_MREAD	С	С	43	18	С	С	nMREAD
nR_MAR_LD	С	С	42	17	С	С	nMAR_LD
nVHR_LD	С	С	41	16	С	С	nR_MAR_MOD
nVR_MSBSET	С	С	40	15	С	С	nR_VHR_LD
nR_MAR_CLR	С	С	39	14			
nMBSSL	С	С	38	13	С	С	nF_HGM
nMAAR1	С	С	37	12	С	С	nAR?
MBAR1	С	С	36	11	С	С	nAR?
MBARO	С	С	35	10	С	С	nAR?
nMAAR0	С	С	34	9	С	С	nAR?
nSAAR3	С	С	33	8	С	С	nAR?
nSAAR2	С	С	32	7	С	С	nAR?
nSAAR1	С	С	31	6	С	С	nAR3
SBAR1	С	С	30	5	С	С	nAR2
SBARO	С	С	29	4	С	С	nAR1
nSAAR0	С	С	28	3	С	С	nAR0
			27	2			
			26	1			

# **HP 5480A DSA**

Section: Connectors J15::18, JP1, JP2 Page: 26 Rendition: 2022 Sep 5

JP22			CTL	<b>&lt;=&gt;</b>	- A	3	(AC & ARs)
	Р	J			J		
GND	G	G	50	25	G	G	GND
-	-	-	49	24	С	С	20MHz
nDAR_SET1020	С	С	48	23	-	-	-
nPAR_EN_20GATE	С	С	47	22	С	С	AC18b
nAR1020	С	С	46	21	С	С	HTOTAL_STOP
nAR1000	С	С	45	20	С	С	HTOTAL_7
nPAR_20GATE_DN	С	С	44	19	С	С	HTOTAL_6
nPAR_20GATE_UP	С	С	43	18	С	С	HTOTAL_5
nAC_TO_AR	-	С	42	17	С	С	HTOTAL_4
nPAR_TO_AR	С	С	41	16	С	С	HTOTAL_3
nDAR_TO_AR	С	С	40	15	С	С	HTOTAL_2
nPAR_SET1020	С	С	39	14	С	С	nAC_S18C19
nPAR_CLR	С	С	38	13	С	С	nAC_EN_20GATE
nADC_20GATE_DN	С	С	37	12	С	С	nAC_20GATE_DN
nADC_20GATE_UP	С	С	36	11	С	-	nAC-1
nPAR-1	С	С	35	10	С	С	nAC_20GATE_UP
nPAR+4	-	С	34	9	С	С	nAC+1
nPAR+2	-	С	33	8	С	С	nAC_SH_CLK
nPAR+1	С	С	32	7	С	С	nAC_CLR
nPAR_EN_CNT	С	С	3 1	6	С	С	nAC_LOOP_CLOSED
nPAR_EN_SHLD	-	С	30	5	С	-	nAC_LP_OPEN
nPAR_EN_SHR	-	С	29	4	С	-	nAC_EN_SHLD
nPAR_DARLD	-	С	28	3	С	С	nAC_EN_SHR
nDAR+1	С	С	27	2	С	С	nAC_EN_SHL
nDAR_CLR	С	С	26	1	С	С	nAC_EN_CNT

JP23		-	`TI	<=>	. N	lair	frame, Rear
0. 20	Р	J.		<b>-</b>	J.	P	iranio, itali
GND	G	G	50	25	G	G	GND
-	-	-	49	24	С	С	PEN_LIFTER
-	-	-	48	23	С	С	nSAMPLE_P
PBM_RECORD	С	С	47	22	-	-	-
nMBSL	С	С	46	21	-	-	-
nMBSSL	С	С	45	20	С	С	nMCYCLE
nSVQ_SUB	С	С	44	19	С	С	nMWRITE
nSVQ_MAIN	С	С	43	18	С	С	nMREAD
(to 86A6.3 n.c.)	С	-	42	17	С	С	nMAR_LD
PBM_START	-	С	41	16	С	С	nSWP_EXT
X_STOP	С	С	40	15	-	-	-
X_RECORD	С	С	39	14	С	С	X_DISP
X_DISP	С	С	38	13	С	С	nF_HGM
(L CONTINUE)	С	С	37	12	С	С	nT0
X_START	С	С	36	11	С	С	nX_DISPLAY
PBH_STOP	С	С	35	10	С	С	DISP_DEFEAT
PBH_RECORD	С	С	34	9	С	С	nSAW/TRI
PBH_DISP	С	С	33	8	С	С	X_STOP
(PBH CONTINUE)	С	-	32	7	С	С	nCS_ATTACHED
PBH_START	С	С	31	6	С	С	nADC_START
nSET_X_STOP	С	С	30	5	С	С	nVHR_LD
nSET_X_RECORD	С	С	29	4	С	С	nVR_SETMSB
nSET_X_DISP	С	С	28	3	С	С	nSET_X_DISP
(nSET_CONTINUE)	С	-	27	2	С	С	nR_AVE
nSET_X_START	С	С	26	1	С	С	nR_PREP

JP24, JP25			-	TL -	<=>	AN/	١		
,		5		4	4		5		
GND	G	25	G	50	25	G	50	G	GND
-	-	24	-	49	24	-	49	-	-
-	-	23	-	48	23	-	48	-	-
-	-	22	-	47	22	-	47	-	-
-	-	21	-	46	21	С	46	-	HTOTAL_STOP
nADC_RESET	С	20	С	45	20	-	45	-	-
nADC_START	С	19	С	44	19	С	44	С	T12
nF_HTIME	С	18	С	43	18	С	43	-	T40
nFHFREQ	С	17	С	42	17	С	42	-	T80
(nAMP_HIST)	-	16	С	41	16	С	41	С	10MHz
nSAMPLE_P	С	15	С	40	15	С	40	С	X_STOP
nRESET_TB1	С	14	С	39	14	С	39	-	nCHAN_A_SYNC
-	-	13	-	38	13	С	38	-	CHAN_A
DISP_DEFEAT	С	12	С	37	12	С	37	С	F_HGM
nT80	С	11	С	36	11	С	36	С	ADC_9BITS
nVHR_LD	С	10	С	35	10	С	35	С	ADC_7BITS
nX_STOP	-	9	С	34	9	С	34	С	nCHAN_OK
SWP_2x	С	8	С	33	8	-	33	-	-
SWP_5x+n1mS	С	7	С	32	7	-	32	-	-
nSWP_EXT	-	6	С	31	6	-	31	-	-
X_DISP	-	5	С	30	5	С	30	С	nADC_FIN
-	-	4	-	29	4	-	29	-	-
F_SUM	-	3	С	28	3	-	28	-	-
F_AVE	С	2	С	27	2	С	27	С	MCS_CNT_UP
F_MCS	-	1	С	26	1	С	26	С	PRE_SAMPLE_EXT

JP21 CTL Power									
GND	16	8	GND						
-	15	7	-						
-	14	6	-						
-	13	5	-						
-12V	12	4	+12V						
-	11	3	LINE SYNC						
+5V	10	2	+5V						
GND	9	1	GND						

JP28	JP28 ANA Power						
GND	16	8	GND				
-	15	7	-				
-19.5V	14	6	+19.5V				
-	13	5	-				
-12V	12	4	+12V				
-	11	3	-				
+5V	10	2	+5V				
GND	9	1	GND				

JP3 MEM Power						
V+5	14	7	V+5			
V-7.5	13	6	V-7.5			
V-12	12	5	V+12			
V-19.5	11	4	V+19.5			
-19.5 +UNREG	10	3	+19.5 +UNREG			
PFSENSE	9	2	PFSENSE			
GND	8	1	GND			

JP26			ANA	· <=	·>	А3	(AC &ARs)
	Р	J			J	Р	
GND	G		50	25		G	GND
VDEFL	С		49	24		G	GND
	-		48	23		G	GND
VDAC	С		47	22		G	GND
GND	G		46	21		G	GND
	-		45	20		G	GND
HDAC	С		44	19		G	GND
GND	G		43	18		G	GND
nADC_20GATE_DN	С		42	17		С	nADC_20GATE_UP
nMAAR1	С		41	16		С	nMAAR0
MBAR1	G		40	15		G	MBAR0
nAR0	С		39	14		С	nAR1
	-		38	13		-	nPAR0
AC23 ??	-		37	12		-	
	-		36	11		-	nR_PAR_EN_SHR
	-		35	10		-	nR_PAR_EN_SHLD
	-		34	9		-	nR_PAR_EN_CNT
nR_AC+1	С		33	8		-	nR_PAR-1
	-		32	7		-	nR_PAR+1
	-		3 1	6		-	nA_PAR_SH_CLK
R_PARL9	-	С	30	5	С	-	R_PARLO
R_PARL8	-	С	29	4	С	-	R_PARL1
R_PARL7	-	С	28	3	С	-	R_PARL2
R_PARL6	-	С	27	2	С	-	R_PARL3
R_PARL5	-	С	26	1	С	-	R_PARL4

JP27		Α	NA	<=>	٠ ١	1air	frame, Rear
	Р	J			J	Р	
GND	G		50	25	G	G	GND
MCS_INPUT	С		49	24		-	
	-		48	23		С	SWP_VOLTAGE
	-		47	22		С	nSBAR1
VARIANCE	С		46	21		С	nSAAR0
PLOT	С		45	20		-	
SEEK	С		44	19		С	nCS_ATTACHED
nSAAR1	С		43	18		С	CHAN_EN
nSBAR0	С		42	17		-	
Z_AXIS_L	С		41	16		-	
X_RECORD	С		40	1 5		С	R_SAMPLE
SYNC_OUT_POS	С		39	14		С	SYNC_OUT_NEG
	-		38	13		-	
J12.24	-	С	37	12	С	-	J12.1
J12.23	-	С	36	11	С	-	J12.2
J12.22	-	С	35	10	С	-	J12.3
J12.21	-	С	34	9	С	-	J12.4
J12.20	-	С	33	8	С	-	J12.5
J12.19	-	С	32	7	С	-	J12.6
J12.18	-	С	3 1	6	С	-	J12.7
J12.17	-	С	30	5	С	-	J12.8
J12.16	-	С	29	4	С	-	J12.9
J12.15	-	С	28	3	С	-	J12.10
J12.14	-	С	27	2	С	-	J12.11
J12.13	-	С	26	1	С	-	J12.12

Section: Connectors J21::28 Page: 27 Rendition: 2022 Sep 5