

HP 5480A DSA

Contents			
Section	Page	Section	Page
Title & Contents (this page)	1	Modules	
Notes	2	Trigger-Slot Counter & Decoder	M1
Timebase	3	Sample-Delay Counter	M2
Function Selection & Remote Control	4	PAR-DAR-AR Control, DAR	M3
Execution Control	5	PAR-AR 0,1	M4
Sweep Trigger & Processing Initiation	6	PAR-AR 2:9	M5
Processing State	7	AC Control	M6
PAR, DAR Triggers	8	AC0:3	M7
PAR, DAR, AR Multiplexor	9	AC4:19	M8
Accumulator Trigger & Control	10	AC20:23	M9
Memory Control, MAR, ADC, DAC Triggers	11	External Sync Amp.	M10
Accumulator & Memory Data	12	Memory Cycle Generation	-
Shifter Triggers	13	Memory Inhibit	-
Shifter Control	14	Memory Sense	-
Shifter Counter & Hold Register	15	Memory Drive R/W	-
MAR & Memory Address	16	Memory Drive Common	-
Vertical & Horizontal Registers & DACs	17	VDAC, HDAC - Analog	M11
4-Channel Selection Logic	18	Sample & Hold, Noise Calculator - Analog	M12
4-Channel Multiplex & Sample	19	ADC - Analog	M13
ADC	20	Channel Multiplex - Analog	-
Misc. Signal Distribution	21		
CRT Deflection & Z Axis	22	Timing	
CRT Power Supply	23	Trigger-Slot Timing Graph	T1
Power Supply: V+5, V+12	24	Sample-Delay Counter Timing Graph	T2
Power Supply: V-7.5, V-12, V+19.5, V-19.5	25	Execution Timing Graph	T3
Connectors J15::J18, JP1, JP2	26	PREP State Trigger Sequence	T4
Connectors JP21 :: JP28	27		



HP 5480A DSA

Section: Title

Page: 1

Rendition: 2022 Sep 5

Notes


- The symbol  denotes a physical connector pin, where *c*=connector and *p*=pin. Solid black end is the male side of the connector. White end is the female side of the connector.
- The symbol  without an additional label denotes +5V.
- Capacitance in microfarads unless otherwise indicated.
- *OUT:** Several circuits have outputs tied together for a wired-AND function, however the outputs are totem-pole outputs, not open-collector.
- This drawing is based primarily on the manufacturer's schematic, with additional observation of Unit 171. Many signals are renamed for greater consistency.
- ICs are identified by a prefix "U" rather than "IC" of the original schematic.
- Some signal connections which 'go nowhere' are not shown in this document. For example, many timing-slot signals are distributed to pins on more boards than shown but are not used on those boards.

Log

- 2022 May Initial drawing started / bhlipert.

ASSEMBLY SCH	ASSEMBLY SCH
5480 A1: DISP	5480 A4:
1 ✓	1 ✓
2 ✓	
3 ✓	5480 A5: PS
4 ✓	1 ✓
	2 ✓
5480 A2: MEM	5486: CTL
1 B	1 ✓
2 B	2 ✓
3 B	3 ✓
4 B	4 ✓
5 B	5 ✓
6 B	6 ✓
7 B	7 ✓
8 B	8 ✓
9 ✓	9 ✓
10 ✓	10 ✓
11 ✓	11 ✓
12 ✓	12 ✓
13 B	13 ✓
14 ✓	
5480 A3: ACC,AR	5487: ANA
1 ✓	1 DF
2 ✓	2 ✓
3 ✓	3 ✓
4 ✓	4 ✓
5 ✓	5 DF
6 ✓	6 0.5
7 ✓	7 ✓
8 ✓	
9 ✓	
10 ✓	
11 ✓	
12 ✓	

NEW SIG NAME	HP SIG NAME
F_AVE	SW AVE
F_SUM	SW SUM
F_HGM	SW HIST
F_MCS	SW MCS
F_HFREQ	FREQ HIST
F_TIME	TIME HIST
X_RUN	L START
X_STOP	L STOP
X_DISP	L DISPLAY
X_RECORD	L RECORD
P_AVE	AVE
P_SUM	SUM
P_HBEG	HGM BEGIN
P_HEND	HGM END
P_MCS	MCS
P_DISP	DISPLAY
P_PREP	PREPARE
SAMPLE_P	SAMPLE
nSAMPLE_P	START
PROCESS_P	PROCESS
NON_PROCESS_P	NON PROCESS
PAR_SET1020	SET PAR
DAR_SET1020	SET DAR
MAR_LD	SET HORIZ
R_MAR_MOD	MOD HOLD
VHR_LD	SET VERT
AR1000	PSD1
AR1020	PSD2
nT0	OUTPUT MPX






HP 5480A DSA

Section: Timebase

Page: 3

Rendition: 2022 Sep 5






HP 5480A DSA

Section: Execution Control

Page: 5


Rendition: 2022 Sep 5




HP 5480A DSA

Section: Processing State
Page: 7


Rendition: 2022 Sep 5






HP 5480A DSA



HP 5480A DSA






HP 5480A DSA

Section: Shifter Triggers

Page: 13

Rendition: 2022 Sep 5




HP 5480A DSA

Section: Shifter Control


Page: 14


Rendition: 2022 Sep 5




HP 5480A DSA

Section: MAR & Memory Address
Page: 16 Rendition: 2022 Sep 5








HP 5480A DSA


Section: 4-Channel Multiplex & Sample
Page: 19 Rendition: 2022 Sep 5



HP 5480A DSA



Section: ADC
Page: 20


Rendition: 2022 Sep 5



HP 5480A DSA

Section: Misc. Signal Distribution
Page: 21
Rendition: 2022 Sep 5








HP 5480A DSA

Section: CRT Deflection & Z Axis

Page: 22

Rendition: 2022 Sep 5





HP 5480A DSA

Section: Power Supply: V-7.5, V-12, V+19.5, V-19.5

Page: 25

Rendition: 2022 Sep 5

J15 REMOTE A						
1	2	3	4	Signal	I/O	
1	A			-		
		B		nR_MCYCLE	IP	
2	C		D	nR_VHR_LD	IP	
3	E		F	nR_AC_CLR	IP	
4	H		J	nR_AC_SH_CLK	IP	
5	K		L	-		
6	M		N	nR_PARLO	IL	
7	P		R	nR_PAR_SH_CLK	IP	
8	S		T	nR_AC_20GATE_UP	IL	
9	U		V	nR_AC_20GATE_DN	IL	
10	W		X	nR_PARL1	IL	
11	Y		Z	nR_PAR_CLR	IP	
12	a		b	nR_DAR_SET1020	IP	
13	c		d	nR_MAR_LD	IP	
14	e		f	nR_PARL2	IL	
15	h		j	nR_MREAD	IP	
16	k		m	nR_MWRITE	IP	
17	n		p	nR_PARL3	IL	
18	r		s	nR_PAR_EN_SHLD	IP	
19	t		u	nR_PREP	IL	
20	v		w	nR_AVE	IL	
21	x		y	nR_PARL4	IL	
22	z		AA	nSET_X_DISP	OP	
23	BB		CC	nADC_START	OP	
24	DD		EE	nR_PARL5	IL	
25	FF		HH	nCS_ATTACHED	IL	
				nX_STOP	OL	
				nR_PARL6	IL	
				-		
				-		
				-		
				nR_PARL7	IL	
				-		
				-		
				nR_PARL8	IL	
				nR_EN_PAR_TO_AR		
				-		
				-		
				nR_PARL9	IL	
				-		
				GND		
				GND		
IL = Input, Level IP = Input, Pulse OL= Output, Level						

J16 REMOTE B						
1	2	3	4	Signal	I/O	
1	A			nR_AC_EN_SHL	IP	
2	C		D	nR_AC_EN_SHR	IP	
3	E		F	nR_AC_EN_SHLD	IP	
4	H		J	nR_AC_EN_LPOPEN	IP	
5	K		L	nR_AC_CLR	IP	
6	M		N	nR_AC_SH_CLK	IP	
7	P		R	nR_AC+1	IP	
8	S		T	nR_AC-1	IP	
9	U		V	nR_PAR_EN_SHR	IP	
10	W		X	nR_PAR_EN_CNT	IP	
11	Y		Z	nR_PAR_SH_CLK	IP	
12	a		b	nR_PAR+1	IP	
13	c		d	nR_PAR-1	IP	
14	e		f	nR_EN_PAR_TO_AR	IP	
15	h		j	nR_PAR_CLR	IP	
16	k		m	nR_DAR_SET1020	IP	
17	n		p	nR_MAR_LD	IP	
18	r		s	nR_MAR_MOD	IP	
19	t		u	nR_MREAD	IP	
20	v		w	nR_MWRITE	IP	
21	x		y	nAR9	OL	
22	z		AA	nPAR0	OL	
23	BB		CC	R_PARS9	IL	
24	DD		EE	nSAAR0	IL	
25	FF		HH	nSBAR0	IL	
				nSBAR1	IL	
				nSAAR1	IL	
				nAR0	OL	
				nAR1	OL	
				nSVQ_MAIN	IL	
				nSVQ_SUB	IL	
				nMBSL	OL	
				nT0	OP	
				nX_DISP	OL	
				CHAN_EN	IL	
				+5V	OL	
				nSAAR2	IL	
				nSAAR3	IL	
				nR_PAR+4	IP	
				nR_PAR+2	IP	
				INTENS MOD		
				nPBM_START	I/O-P	
				nEN_PAR_TO_AR	IP	
				nPBM_STOP	I/O-P	
				nPBM_DISPLAY	I/O-P	
				nPBM_RECORD	I/O-P	
				nCLR_DISP	I/O-P	
				GND		
				GND		
IL = Input, Level IP = Input, Pulse OL= Output, Level						

J17,J18 REMOTE C1,C2						
1	2	3	4	Signal	I/O	
1	A			nR_ACL0	IL	
2	C		D	AC0	OL	
3	E		F	nR_ACL12	IL	
4	H		J	AC12	OL	
5	K		L	nR_ACL1	IL	
6	M		N	AC1	OL	
7	P		R	nR_ACL13	IL	
8	S		T	AC13	OL	
9	U		V	nR_ACL2	IL	
10	W		X	AC2	OL	
11	Y		Z	nR_ACL14	IL	
12	a		b	AC14	OL	
13	c		d	nR_ACL3	IL	
14	e		f	AC3	OL	
15	h		j	nR_ACL15	IL	
16	k		m	AC15	OL	
17	n		p	nR_ACL4	IL	
18	r		s	AC4	OL	
19	t		u	nR_ACL16	IL	
20	v		w	AC16	OL	
21	x		y	nR_ACL5	IL	
22	z		AA	AC5	OL	
23	BB		CC	nR_ACL17	IL	
24	DD		EE	AC17	OL	
25	FF		HH	nR_ACL6	IL	
				AC6	OL	
				nR_ACL18	IL	
				AC18	OL	
				nR_ACL7	IL	
				AC7	OL	
				nR_ACL19	IL	
				AC19	OL	
				nR_ACL8	IL	
				AC8	OL	
				nR_ACL20	IL	
				AC20	OL	
				nR_ACL9	IL	
				AC9	OL	
				nR_ACL21	IL	
				AC21	OL	
				nR_ACL10	IL	
				AC10	OL	
				nR_ACL22	IL	
				AC22	OL	
				nR_ACL11	IL	
				AC11	OL	
				nR_ACL23	IL	
				AC23	OL	
				GND		
				GND		
IL = Input, Level OL= Output, Level						

JP1		A2 Memory <=> Mainframe			
		P	J	J	P
				50 25	
				49 24	
				48 23	
				47 22	
				46 21	
				45 20	
				44 19	
				43 18	
				42 17	
				41 16	
				40 15	
				39 14	
				38 13	
				37 12	
				36 11	
				35 10	
				34 9	
				33 8	
				32 7	
				31 6	
				30 5	
				29 4	
				28 3	
				27 2	
				26 1	
ACS23	C C				AC23
ACS22	C C				AC22
ACS21	C C				AC21
ACS20	C C				AC20
ACS19	C C				AC19
ACS18	C C				AC18
ACS17	C C				AC17
ACS16	C C				AC16
ACS15	C C				AC15
ACS14	C C				AC14
ACS13	C C				AC13
ACS12	C C				AC12
ACS11	C C				AC11
ACS10	C C				AC10
ACS9	C C				AC9
ACS8	C C				AC8
ACS7	C C				AC7
ACS6	C C				AC6
ACS5	C C				AC5
ACS4	C C				AC4
ACS3	C C				AC3
ACS2	C C				AC2
ACS1	C C				AC1
ACS0	C C				AC0

JP2		A2 Memory <=> Mainframe			
		P	J	J	P
				50 25	
				49 24	
				48 23	
				47 22	
				46 21	
				45 20	
				44 19	
				43 18	
				42 17	
				41 16	
				40 15	
				39 14	
				38 13	
				37 12	
				36 11	
				35 10	
				34 9	
				33 8	
				32 7	
				31 6	
				30 5	
				29 4	
				28 3	
				27 2	
				26 1	
SCALE CAL ZERO	C C				SCALE CAL FULL
nR_MCYCLE	C C				nMCYCLE
nR_MWRITE	C C				nMWRITE
nR_MREAD	C C				nMREAD
nR_MAR_LD	C C				nMAR_LD
nVHR_LD	C C				nR_MAR_MOD
nVR_MSBSET	C C				nR_VHR_LD
nR_MAR_CLR	C C				
nMBSSL	C C				nF_HGM
nMAAR1	C C				nAR?
MBAR1	C C				nAR?
MBAR0	C C				nAR?
nMAAR0	C C				nAR?
nSAAR3	C C				nAR?
nSAAR2	C C				nAR?
nSAAR1	C C				nAR3
SBAR1	C C				nAR2
SBAR0	C C				nAR1
nSAAR0	C C				nAR0

HP 5480A DSA

Section: Connectors J15::18, JP1, JP2

Page: 26

Rendition: 2022 Sep 5

JP22		CTL <=> A3 (AC & ARs)			
		P	J	J	P
GND	G	50	25	G	GND
-	-	49	24	C	20MHz
nDAR_SET1020	C	48	23	-	-
nPAR_EN_20GATE	C	47	22	C	AC18b
nAR1020	C	46	21	C	HTOTAL_STOP
nAR1000	C	45	20	C	HTOTAL_7
nPAR_20GATE_DN	C	44	19	C	HTOTAL_6
nPAR_20GATE_UP	C	43	18	C	HTOTAL_5
nAC_TO_AR	-	42	17	C	HTOTAL_4
nPAR_TO_AR	C	41	16	C	HTOTAL_3
nDAR_TO_AR	C	40	15	C	HTOTAL_2
nPAR_SET1020	C	39	14	C	nAC_S18C19
nPAR_CLR	C	38	13	C	nAC_EN_20GATE
nADC_20GATE_DN	C	37	12	C	nAC_20GATE_DN
nADC_20GATE_UP	C	36	11	C	nAC-1
nPAR-1	C	35	10	C	nAC_20GATE_UP
nPAR+4	-	34	9	C	nAC+1
nPAR+2	-	33	8	C	nAC_SH_CLK
nPAR+1	C	32	7	C	nAC_CLR
nPAR_EN_CNT	C	31	6	C	nAC_LOOP_CLOSED
nPAR_EN_SHLD	-	30	5	C	nAC_LP_OPEN
nPAR_EN_SHR	-	29	4	C	nAC_EN_SHLD
nPAR_DARLD	-	28	3	C	nAC_EN_SHR
nDAR+1	C	27	2	C	nAC_EN_SHL
nDAR_CLR	C	26	1	C	nAC_EN_CNT

JP23		CTL <=> Mainframe, Rear			
		P	J	J	P
GND	G	50	25	G	GND
-	-	49	24	C	PEN_LIFTER
-	-	48	23	C	nSAMPLE_P
PBM_RECORD	C	47	22	-	-
nMBSL	C	46	21	-	-
nMBSSL	C	45	20	C	nMCYCLE
nSVQ_SUB	C	44	19	C	nMWWRITE
nSVQ_MAIN	C	43	18	C	nMREAD
(to 86A6.3 n.c.)	C	42	17	C	nMAR_LD
PBM_START	-	41	16	C	nSWP_EXT
X_STOP	C	40	15	-	-
X_RECORD	C	39	14	C	X_DISP
X_DISP	C	38	13	C	nF_HGM
(L CONTINUE)	C	37	12	C	nTO
X_START	C	36	11	C	nX_DISPLAY
PBH_STOP	C	35	10	C	DISP_DEFEAT
PBH_RECORD	C	34	9	C	nSAW/TRI
PBH_DISP	C	33	8	C	X_STOP
(PBH CONTINUE)	C	32	7	C	nCS_ATTACHED
PBH_START	C	31	6	C	nADC_START
nSET_X_STOP	C	30	5	C	nVHR_LD
nSET_X_RECORD	C	29	4	C	nVR_SETMSB
nSET_X_DISP	C	28	3	C	nSET_X_DISP
(nSET_CONTINUE)	C	27	2	C	nR_AVE
nSET_X_START	C	26	1	C	nR_PREP

JP24, JP25		CTL <=> ANA			
		5	4	4	5
GND	G	50	25	G	GND
-	-	49	24	-	-
-	-	48	23	-	-
-	-	47	22	-	-
-	-	46	21	C	HTOTAL_STOP
nADC_RESET	C	45	20	-	-
nADC_START	C	44	19	C	T12
nF_HTIME	C	43	18	C	T40
nFHFREQ	C	42	17	C	T80
(nAMP_HIST)	-	41	16	C	10MHz
nSAMPLE_P	C	40	15	C	X_STOP
nRESET_TB1	C	39	14	C	nCHAN_A_SYNC
-	-	38	13	C	CHAN_A
DISP_DEFEAT	C	37	12	C	F_HGM
nT80	C	36	11	C	ADC_9BITS
nVHR_LD	C	35	10	C	ADC_7BITS
nX_STOP	-	34	9	C	nCHAN_OK
SWP_2x	C	33	8	-	-
SWP_5x+n1mS	C	32	7	-	-
nSWP_EXT	-	31	6	-	-
X_DISP	-	30	5	C	nADC_FIN
-	-	29	4	-	-
F_SUM	-	28	3	-	-
F_AVE	C	27	2	C	MCS_CNT_UP
F_MCS	-	26	1	C	PRE_SAMPLE_EXT

JP21		CTL	Power
GND	16	8	GND
-	15	7	-
-	14	6	-
-	13	5	-
-12V	12	4	+12V
-	11	3	LINE SYNC
+5V	10	2	+5V
GND	9	1	GND

JP28		ANA	Power
GND	16	8	GND
-	15	7	-
-19.5V	14	6	+19.5V
-	13	5	-
-12V	12	4	+12V
-	11	3	-
+5V	10	2	+5V
GND	9	1	GND

JP3		MEM	Power
V+5	14	7	V+5
V-7.5	13	6	V-7.5
V-12	12	5	V+12
V-19.5	11	4	V+19.5
-19.5 +UNREG	10	3	+19.5 +UNREG
PFSENSE	9	2	PFSENSE
GND	8	1	GND

JP26		ANA <=> A3 (AC & ARs)			
		P	J	J	P
GND	G	50	25	G	GND
VDEFL	C	49	24	G	GND
-	-	48	23	G	GND
VDAC	C	47	22	G	GND
GND	G	46	21	G	GND
-	-	45	20	G	GND
HDAC	C	44	19	G	GND
GND	G	43	18	G	GND
nADC_20GATE_DN	C	42	17	C	nADC_20GATE_UP
nMAAR1	C	41	16	C	nMAARO
MBAR1	G	40	15	G	MBARO
nARO	C	39	14	C	nAR1
-	-	38	13	-	nPARO
AC23 ??	-	37	12	-	-
-	-	36	11	-	nR_PAR_EN_SHR
-	-	35	10	-	nR_PAR_EN_SHLD
-	-	34	9	-	nR_PAR_EN_CNT
nR_AC+1	C	33	8	-	nR_PAR-1
-	-	32	7	-	nR_PAR+1
-	-	31	6	-	nA_PAR_SH_CLK
R_PARL9	-	30	5	C	R_PARL0
R_PARL8	-	29	4	C	R_PARL1
R_PARL7	-	28	3	C	R_PARL2
R_PARL6	-	27	2	C	R_PARL3
R_PARL5	-	26	1	C	R_PARL4

JP27		ANA <=> Mainframe, Rear			
		P	J	J	P
GND	G	50	25	G	GND
MCS_INPUT	C	49	24	-	-
-	-	48	23	C	SWP_VOLTAGE
-	-	47	22	C	nSBAR1
VARIANCE	C	46	21	C	nSAARO
PLOT	C	45	20	-	-
SEEK	C	44	19	C	nCS_ATTACHED
nSAAR1	C	43	18	C	CHAN_EN
nSBAR0	C	42	17	-	-
Z_AXIS_L	C	41	16	-	-
X_RECORD	C	40	15	C	R_SAMPLE
SYNC_OUT_POS	C	39	14	C	SYNC_OUT_NEG
-	-	38	13	-	-
J12.24	-	37	12	C	J12.1
J12.23	-	36	11	C	J12.2
J12.22	-	35	10	C	J12.3
J12.21	-	34	9	C	J12.4
J12.20	-	33	8	C	J12.5
J12.19	-	32	7	C	J12.6
J12.18	-	31	6	C	J12.7
J12.17	-	30	5	C	J12.8
J12.16	-	29	4	C	J12.9
J12.15	-	28	3	C	J12.10
J12.14	-	27	2	C	J12.11
J12.13	-	26	1	C	J12.12

HP 5480A DSA

Section: Connectors J21::28

Page: 27

Rendition: 2022 Sep 5