

NEWLETT  PACKARD

SIGNAL ANALYZER SYSTEM VOL. I
SYSTEM SERVICE MANUAL
PART NO. 05480-90012 (MANUAL)
APRIL 1971

5480A/B
SERIAL PFX ALL SERIALS
05480-90015 (FICHE)
5 of 7

Figure 4-6. Test Points Multichannel Scaling (MCS) Program


Section IV
Troubleshooting

Figure 4-6

Model 5480A/B

Figure 4-6. Test Points Multichannel Scaling (MCS) Program (Cont'd)

5486A/B Signals, MCS Program:			
LOCATION	SIGNAL	LOCATION	SIGNAL
A5(2) A5(3) A5(L) A5(M) A5(N) A5(P) A5(R)	Always high Always low Always low 5480A: May be pulses occurring from T26 of one MCS program to T2 of succeeding MCS program Always high Always high Always high	A9(B) A9(C) A9(E) A9(F) A9(H) A9(M) A9(U) A9(V) A9(W) A9(X) A9(Y)	Always high Always high Always low Always high Always high 5486B: Pulse at T94; 5486A: Pulse at T90 Always high Always high Always high Always high Pulse at T90 Always high
A6(B) A6(C) A6(D) A6(E) A6(F) A6(H) A6(J) A6(K) A6(20)	Pulse at T8 if processing Always high Pulse at T8 Pulse at T80 Always high Always low Always high Always high Always high	A10(C) A10(D) A10(E) A10(8) A10(10) A10(11) A10(12) A10(N) A10(13) A10(16) A10(R) A10(U)	Always high Low; goes high at T40 High if PRESAMPLE high Will go low at T40 after PRESAMPLE goes low Pulse at T98 Pulse at T98 Always low Always high Pulse at T98 Always high Pulse at T98 Pulse at T98 Pulse at T12 Always high
A7(5486B only) A7(B) A7(C) A7(D) A7(E) A7(F) A7(H) A7(J) A7(K) A7(L) A7(M) A7(N) A7(5486A only) A7(B) A7(C) A7(D) A7(E) A7(F) A7(H) A7(J) A7(K) A7(L) A7(M) A7(N)	Pulse at T4 Pulse at T90 Always high Pulse at T2 Pulse at T4 Always high Always high Pulse at T12 Pulse at T12 Pulse at T2 Always high Pulse at T16 Pulse at T4 Always high Pulse at T14 Pulse at T4 Always high Always high Pulse at T4 Pulse at T4 Pulse at T14 Always high	A13(B) A13(C) A13(5) A13(E) A13(F) A13(H) A13(J) A13(P) A13(16) A13(W) A13(20)	Low is displaying High if processing High; pulse at T34 if displaying and address register is 1000 or greater. High; pulse at T34 if address reg. is at 1000 or more. Always high Always high Always high High; pulse at T90 if address register is being reset from 1023 to 0. High; 5480A/5486A only: Pulse at T4 if SAWTOOTH/TRIANGLE is set to TRIANGLE. 5480A/5486A only: Pulse at T16 is processing and address is between 1000 and 1023 and SAWTOOTH/TRIANGLE is set to TRIANGLE. Always high High; pulse at T16 if: 1) Address reg. is between 1000 and 1023 and 2) 5480 is displaying and 3) PROCESS START is lighted.

Model 5480A/B

Figure 4-6 (Cont'd)

Section IV
Troubleshooting

Table 4-2. Wiring Lists

DESCRIPTION

The wiring lists in this table enable you to locate any signal in a 5480A/B system and follow its path throughout the system.

The table is divided into several parts, as listed below.

PART A is a signal dictionary, listing all signals in alphabetical order by name, and providing the following information about each signal:

1. What it does
2. What units of a 5480A/B system have this signal, e.g., what other sections of the list provide additional wiring information about the signal path.

PARTS B THROUGH J provide wiring lists for each section of the 5480A/B and for each plug-in. Each of these lists is independent of the other lists (except for cross-reference information in the "REMARKS" column) and provides the following information about each signal:

1. The source of the signal for the given unit or section; note that this is not necessarily the original source for that signal, and you may be referred to another list to find the primary source.
2. All places in the given section or unit where the signal is connected (including, in some cases, board connector pins used as tie points).
3. Cross-reference information for signals that are in more than one list.

The wiring lists in this table can be used with the wiring diagrams that follow the table. The chart below provides cross-reference information for you.

Wiring list Part ____	and Wiring Diagram of Figure ____	Are for 5480A/B Section or unit listed below
B	4-7	Display Section (A1)
C	4-8	Memory Section (A2)
D	4-9	Main Frame Logic Section (A3)
E	4-10	Light Driver and Flip-Flop (A4) and Power Supply (A5) Sections
F	none	Connectors
G	4-11	5485A
H	4-12	5486A/B
I	4-13	5487A
J	4-14	5488A

ABBREVIATIONS

API = Analog Plug-In unit, which is a unit that plugs into the right-hand compartment of the 5480A/B. Current Analog Plug-In Units are: 5485A, 5487A, 5488A.

LD & FF = Light Driver and Flip-Flop, Section A4 of the 5480A/B

LPI = Logic Plug-In unit, which is a unit that plugs into the left-hand compartment of the 5480A/B. The 5486B unit should be used with the 5480A main frame, and the 5486A used with the 5480A main frame.

Table 4-2. Wiring Lists (Cont'd)

MEM = Memory section of 5480A/B

MFL = Main Frame Logic section of 5480A/B

CONNECTORS (REFERENCE DESIGNATIONS)

Connecting jacks (inter-connecting or interfacing) are numbered as follows:

- P/J21 Power connection between 5480A/B and LPI
- P/J22 Logic connection between 5480A/B and LPI
- P/J23 Connections between LPI and 5480A/B rear-panel connectors
- P/J24 Connections between LPI and API via 5480A/B (and P/J25)
- P/J25 Connections between API and LPI via 5480A/B (and P/J24)
- P/J26 Connections between API and 5480A/B rear-panel connectors, sections A2 and A3, and LPI
- P/J27 Connections between API and 5480A rear-panel connectors
- P/J28 Power connection between 5480A/B and API
- P/J1 Connections between Memory (A2) and Main Frame Logic (A3) sections
- P/J2 Connections between Memory section (A2) and 5480A/B rear-panel connectors
- P/J3 Power connections to/from Memory Section

HOW TO USE THE WIRING LISTS

Suppose you want to know everything about the CYCLE signal.

1. Referring to the alphabetical listing in PART A, you will learn that:
 - a. There are two CYCLE signals, one from an external source, and one from an internal source.
 - b. The external signal source is listed only in the wiring list for 5480A/B Section 2, at line 38.
 - c. The internal signal source is listed in 5480A/B Section 2, line 37, and 5486A/B, line 119.
2. Refer now to the 5480A/B Wiring List (Parts B through E)
 - a. The LINE column is used only to provide a means for signal referencing
 - b. Find LINE 37 of 5480A/B Memory Section A2 (Part C)
 - c. SIGNAL NAME is listed as CYCLE
 - d. SIGNAL SOURCE is listed as P2(20), which translates to pin 20 of connector P2. This is the signal source for this section.
 - e. The only place this signal is connected in the Memory Section is to board A13(6)
 - f. Connectors P2/J2(20) rout this signal to the memory deck from J23(20), and we are referred to the 5486A/B wiring list, LINE 119.
 - g. Find LINE 119 of the 5486A/B wiring list (Part H)
 - h. The SIGNAL NAME is still listed as CYCLE
 - i. The SIGNAL SOURCE is listed as A7(D), which means that in the 5486A/B, this is the source.
 - j. Moving across LINE 119, you will see that the only place this signal appears is at A7(D) and P23(20).

Table 4-2. Wiring Lists (Cont'd)

<p>3. Summarizing what you learned about the <u>CYCLE</u> signal in Step 2,</p> <p>a. There are two <u>CYCLE</u> inputs to the 5480A/B Memory Section, one from an external source, and the other from the Logic Plug-in. The <u>CYCLE</u> signal causes the memory to perform a READ-WRITE cycle so memory contents are retained.</p> <p>b. The internal <u>CYCLE</u> signal originates at 5486A/B A7(D) and is routed through P/J23(20) and J2/A2P2(20) to A2A13(6) in the 5480A/B Memory Section. This signal is connected to no other points.</p> <p>PART A - SIGNAL DICTIONARY</p>										
SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
AA	Quarter Select Sw. - True in quarter 1, first half						52			52
AB	Quarter Select Sw. - True in quarter 2, first half						59			59
A+B/ALT A DATA SIGNAL A DISP A GAIN "A" INPUT SIGNAL "A" NOISE SIGNAL A OFF (A ON/OFF) "A" POLARITY "A" POSITION "A" VERNIER AC18							13 48 69 71 70 47 9 75 74		70 47 9 75 74	48 69 71 70 47 9 75 74
	Accumulator Bit 18 Control			96				196		
AC 0	Accumulator Bit 0		52	97						
AC 1	Accumulator Bit 1		53	98						
AC 2	Accumulator Bit 2		54	99						
AC 3	Accumulator Bit 3		55	100						
AC 4	Accumulator Bit 4		56	101						
AC 5	Accumulator Bit 5		57	102						
AC 6	Accumulator Bit 6		58	103						
AC 7	Accumulator Bit 7		59	104						
AC 8	Accumulator Bit 8		60	105						
AC 9	Accumulator Bit 9		61	106						
AC 10	Accumulator Bit 10		62	107						
AC 11	Accumulator Bit 11		63	108						
AC 12	Accumulator Bit 12		64	109						
AC 13	Accumulator Bit 13		65	110						
AC 14	Accumulator Bit 14		66	111						
AC 15	Accumulator Bit 15		67	112						
AC 16	Accumulator Bit 16		68	113						
AC 17	Accumulator Bit 17		69	114						
AC 18	Accumulator Bit 18		70	115						
AC 19	Accumulator Bit 19		71	116						
AC 20	Accumulator Bit 20		72	117						
AC 21	Accumulator Bit 21		73	118						
AC 22	Accumulator Bit 22		74	119						
AC 23	Accumulator Bit 23		75	120						

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
AC 0	Accumulator Bit 0, True = 0			121						
AC 3	Accumulator Bit 3, True = 0			122						
AC 4	Accumulator Bit 4, True = 0			123						
AC 7	Accumulator Bit 7, True = 0			124						
AC 8	Accumulator Bit 8, True = 0			125						
AC 11	Accumulator Bit 11, True = 0			126						
AC 12	Accumulator Bit 12, True = 0			127						
AC 15	Accumulator Bit 15, True = 0			128						
AC 16	Accumulator Bit 16, True = 0			129						
AC 19	Accumulator Bit 19, True = 0			130						
AC 20	Accumulator Bit 20, True = 0			131						
AC 23	Accumulator Bit 23, True = 0			132						
AC TO HOLD	Grounded			165						
ADC FIN	Analog-to-Digital Converter finished True = 1							104		
ADC FIN	Analog-to-Digital Converter finished True = 0						84	103	84	84
ADVANCE DAR+1	Advance display address by one			181				165		
ADVANCE PAR+4	Advance process address register by 4 (not used at present)			184						
ADVANCE PAR+4	Advance process address register by 4 (ext source)			216						
ADVANCE PAR 3	Advance process address by 3							164		
ADVANCE PAR+2	Advance process address register by 2 (not used at present)			183						
ADVANCE PAR+2	Advance process address by 2 (from ext source)			217						
ADVANCE PAR 2	Advance process address register 2							101		
ADVANCE PAR+1	Advance process address register by 1			185				205		

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
ADVANCE PAR+1	Advance process address by one (from ext source)			186						
ADV PAR 1	Advance process address register 1							95		
ADVANCE PAR -1	+5			187				206		
ADVANCE PAR -1	+5			188						
ALLOW STATE								115		
AR 0	Process address register or display address register bit 0		10	193			41		41	41
AR 1	Process address register or display address register bit 1		11	194			42		42	42
AR 2	Process address register or display address register bit 2		12	195						
AR 3	Process address register or display address register bit 3		13	196						
AR 4	Process address register or display address register bit 4		14	197						
AR 5	Process address register or display address register bit 5		15	198						
AR 6	Process address register or display address register bit 6		16	199						
AR 7	Process address register or display address register bit 7		17	200						
AR 8	Process address register or display address register bit 8		18	201						
AR 9	Process address register or display address register bit 9		19	202						
AVE	Average mode							83		
"B" DATA	Disp. Sw. Mem. "B" on data						55			55
"B" GAIN									72	
"B" INPUT SIGNAL	Disp. Sw. "B" Channel on input						73			73
BIT NO. 1										102
BIT NO. 2										103
BIT NO. 3										104
BIT NO. 4										105

PART A (Cont'd)

Table 4-2: Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
"B" NOISE SIGNAL	Display Sw. "B" Channel on noise						72			72
"B" ON/OFF									48	
"B" OFF	Display Sw "B" Channel on "Off"						54			54
"B" POLARITY	B Channel + or - Sw. Setting						10			
"B" POSITION	Pot Adjust						77		73	77
"B" VERNIER	Pot Adjust						76			76
BASELINE ADJ	Pot Adjust						20		20	20
BA	Switch Setting						51			51
BB	Switch Setting						58			58
CA	Switch Setting						50			50
CALIBRATOR	Internal 1V square wave signal (to CAL out jack)	20								
CAL ZERO	Level from calibrate switch (GND level in zero position)		22							
CAL FULL	Level from calibrate switch (GND when switch in full)		21							
CAR 0	Lines to horiz. hold reg. after MPX with DAR-to-PAR and EXT Commands		27							
CAR 1			28							
CAR 2			29							
CAR 3			30							
CB	Switch Setting						57			57
"C" GAIN									74	
CHAN "A"	Tells input amp to look at Channel A input						14			14
CHAN A	(Not used)							14		
CHANNEL COMMAND	Ext source to control what channels the ADR will be looking at						40		40	40
CHAN OK	Determines if front panel switches are set for correct channel to process data						61	137	61	61
CLAC 19 - SET										
AC 18	Clear accumulator bit 19, set accumulator bit 18			215				192		
CLEAR	Reset for time base (TB ₁ , TB ₂) MBBL							32		
CLEAR 1	Clear accumulator			13						

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
CLEAR 1	Clear accumulator when in display. Prepare, 4 begin, or 4 end.			12				120		
CLEAR 2	Clear accumulator			34						
CLEAR ACCUM	From pushbutton switches (front panel) 0V when both pushed in				1					
CLEAR DAR A	Clear display address register (low when T16, PSD1, EN PAR to hold reg, start lights are high			154				207		
CLEAR DAR B	Clear display address register (A3A10-12) occurs same time as clear DAR A			167						
CLEAR HORIZ HOLD	Clear horizontal hold register		127							
CLEAR HOLD	Clear hold register containing shift information							99		
CLEAR PAR A	Clear process address register A (from logic plug-in)			153				109		
CLEAR PAR A	Clear process address register A (from external source)			214						
CLEAR PAR B	Clear process address register, occurs same time clear PAR A			166						
CLOCK 1	Clocks into buffer storage for horizontal DAC (first 4 bits)		31							
CLOCK 2	Clocks information into buffer storage of 4 DAC (bits 4-9)		32							
CLOSED LOOP	(Not used - closes loop in accumulator so information will not be lost during shifting)			33						
"C" ON/OFF CORRELATION COUNT	Control line to all accumulators to enable the accumulators to count.			28					49	9

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
COUNT DN A	Count down in accumulators (from EXT source)			24						
COUNT DN B	Count down in high speed accumulator			37						
COUNT DN C	Count down carry line from high speed accumulator board			39						
COUNT DN D	Count down carry line from second decade accumulator			41						
COUNT DN E	Count down carry from third decade counter			43						
COUNT DN ENABLE/GD DN 20 MHz PAR	Allows accumulator to count down (from logic plug-in)			22, 191			32	210	32	32
COUNT DN F	Count down carry from fourth decade of accumulator			45						
COUNT DN G	Count down carry from fifth decade of accumulator			47						
COUNT DN PAR A	Carry down from process address register			207						
COUNT DN PAR B	Carry line from process address register			211						
COUNT DN PAR C	Carry down from process address register			213				199 (A only)		
COUNT PAR	To enable process address register to count			159						
COUNT UP A	Enables first accumulator to count			20				100		
COUNT UP B	Enables count for high speed accumulator			36						
COUNT UP C	Carry from accumulator to next lower one to enable count			38						
COUNT UP D	Enables count in accumulator (carry line from higher decade)			40						

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
COUNT UP E	Enable count in accumulator (carry from previous accumulator)			42						
COUNT UP F	Enable count in accumulator (carry line from previous stage)			44						
COUNT UP G	Enables count in accumulator (carry from previous stage)			46						
COUNT UP DAR A	To enable count up in display address register			203						
COUNT UP DAR B	Count up by one in display register			204						
COUNT UP ENABLE/GATED UP 20 MHz PAR/GD UP 20 MHz DAR	Gate 20 MHz to PAR to count			16, 189			33	211	33	33
COUNT UP PAR B	Carry up line from process address register			210						
COUNT UP PAR C	Carry up line from process address register			212				10		
COUNT UP PAR A	Carry up line from process address register			206						
"C" POSITION CS ATTACHED	(Not used)							75 107 (A only)		
CS ATTACHED	From EXT source. Not used.						79		79	79
CYCLE	To enable memory cycle (read-write)		37					119		
CYCLE	From EXT source to control memory cycle time		38							
D1 DISP MULT D2 DISP MULT DA DAR TO HOLD DAR TO PAR	Enables word in display address reg. to be held in hold reg. Enables line to transfer display reg. contents into process reg.			164 162			49		11 12	49

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
DATA SIGNAL DB DC BAL DC BAL A DC BAL B "D" GAIN DISPLAY	- Signal from memory to output amp. - Switch Setting - Pot Adjust - Pot Adjust - Pot Adjust - Line from program selector board to enable 5480A/B to display a point						26 56 21 11 12		26 21 76	26 56 21
DISPLAY DEFEAT DISPLAY LAMP DR.	- Blanks CRT - From transistor driver to light display light during display mode				16		62	162	62	62
DISPLAY PBH DISPLAY PBM DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION	- Enables display rout. - From display sw. btn.				21 14	21 14		151		51 53 52 50 77
EA EB EN CDN 20 MHz	Switch Setting Switch Setting (From EXT source) control line to enable 20 MHz clock - to count down lines			23			53 60			53 60
ENABLE-AC TO HOLD	Enable accumulator contents to the hold register			152						
ENABLE COUNT	Control line from EXT source to enable count in accumulators			4						
ENABLE COUNT	Enable count in accumulator for all functions (SUM - AUG - MCS H BEG, END, PREP)			3				125		
ENABLE COUNT DN 4	From EXT source to enable accumulator to count down			25						
ENABLE COUNT PAR	Enable process address register to count			142						
ENABLE COUNT UP A	Enables accumulators to count up			21			85		85	85

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
ENABLE DAR TO HOLD	Enables display register contents to transfer to hold register			151				204		
ENABLE DAR TO PAR	Enables display register contents to transfer to process register			148						
ENABLE DAR TO PAR	From EXT source to enable display register contents to transfer to process register			149						
ENABLE EXT TB	Enable line to allow an external time base							42		
ENABLE OPEN LOOP	(Not used)			26						
ENABLE OPEN LOOP	From EXT source to accumulator control board			27						
ENABLE PAR TO HOLD	From EXT source to transfer contents of process register to hold register			192						
ENABLE PAR TO HOLD	Enable process register contents to transfer to hold register			150				197		
ENABLE 20 MHz/SW HIST	Enable 20 MHz clock for counting in histogram mode			18			43	150	43	43
ENCLOSED-LOOP/EN COUNT PAR				11, 143				108		
ENCUP 20 MHz	Enable count up (20 MHz clock) from EXT source			17						
ENSHIFT IN	(Not used)			9						
ENSHIFT IN	From EXT source			10						
ENSHIFT IN PAR	From EXT source to enable shifting in process address register			146						
ENSHIFT IN PAR	(Not used)			147						
ENSHIFT LEFT	Enables accumulators to shift left			5				124		
ENSHIFT LEFT	From EXT source			6						

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
ENSHIFT RIGHT	Enables accumulators to shift right			7				123		
ENSHIFT RIGHT	From EXT source			8						
ENSHIFT RT PAR	From EXT source			144						
ENSHIFT RT PAR	(Not used)			145						
EXT AC 0	EXT bit to accumulator			72						
EXT AC 1	(Input) EXT accumulator bit			73						
EXT AC 2	(Input) EXT accumulator bit			74						
EXT AC 3	(Input) EXT accumulator bit			75						
EXT AC 4	(Input) EXT accumulator bit			76						
EXT AC 5	(Input) EXT accumulator bit			77						
EXT AC 6	(Input) EXT accumulator bit			78						
EXT AC 7	(Input) EXT accumulator bit			79						
EXT AC 8	(Input) EXT accumulator bit			80						
EXT AC 9	(Input) EXT accumulator bit			81						
EXT AC 10	(Input) EXT accumulator bit			82						
EXT AC 11	(Input) EXT accumulator bit			83						
EXT AC 12	(Input) EXT accumulator bit			84						
EXT AC 13	(Input) EXT accumulator bit			85						
EXT AC 14	(Input) EXT accumulator bit			86						
EXT AC 15	(Input) EXT accumulator bit			87						
EXT AC 16	(Input) EXT accumulator bit			88						
EXT AC 17	(Input) EXT accumulator bit			89						
EXT AC 18	(Input) EXT accumulator bit			90						
EXT AC 19	(Input) EXT accumulator bit			91						

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
EXT AC 20	(Input) EXT accumulator bit			92						
EXT AC 21	(Input) EXT accumulator bit			93						
EXT AC 22	(Input) EXT accumulator bit			94						
EXT AC 23	(Input) EXT accumulator bit			95						
EXT AR0	(Input) EXT address register bit			171						
EXT AR 1	(Input) EXT address register bit			172						
EXT AR 2	(Input) EXT address register bit			173						
EXT AR 3	(Input) EXT address register bit			174						
EXT AR 4	(Input) EXT address register bit			175						
EXT AR 5	(Input) EXT address register bit			176						
EXT AR 6	(Input) EXT address register bit			177						
EXT AR 7	(Input) EXT address register bit			178						
EXT AR 8	(Input) EXT address register bit			179						
EXT AR 9	(Input) EXT address register bit			180						
EXT SAMPLE	(Input) EXT sample command						94		94	94
+EXT TRIG LINE	Line to enable input buffer for positive trigger input.							6		
EXT AVE	(Input) EXT average command							105		
EXT PREP	(Input) to control prepare line							106		
FREQ HISTOGRAM	From histogram switch						82		82	82
FREQ HIST	Line to enable histogram program						86	159	86	86
GRD	Ground	12								
GRD	Ground		5							
GRD	Ground			2						

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
GRD	Ground				9	9	4		4	4
GRD	Ground							4		
GRD	Ground							88		
HIST BEGIN	Histogram begin program							93		
HIST END	Histogram end program									
HORIZ DAC	Horiz. DAC output		42				89		89	89
HORIZ DEFL	Pot Adjust	3								
HORIZ POS		17								
I1 INPUT MULT	Do not allow state Part of mem. cycle to allow inhibit time	3							13	
I2 INPUT MULT		17							14	
INHIBIT STATE	Part of mem. cycle to allow inhibit time							114		
INHIBIT TIME			45							
INPUT A	Sig. input line to Channel "A"						7		7	7
INPUT B	Sig. input line to Channel "B"						8		8	8
INPUT C	Sig. input line to Channel "C"								9	
INPUT D	Sig. input line to Channel "D"								10	
INPUT AMPL. OUTPUT	Signal output line to sample and hold LRC						15		15	15
INTENSIFY	(Not used)	18								
INTENSITY MOD	(Not used)	16								
INT TRIGGER	Sw. Setting line - indicates when using internal trigger							7		
L START	Level - indicates when start lite is on				30	30		84 (A only)		
L START A	If lite start is on or EXT source wants to turn on start lite - L START A is high							85 (A only)		
L CONTINUE	(Not used)							161		
L DISPLAY	High level when lite display is on				19	19	46	139		146
L DISPLAY	Low level when lite display is on							190		
L RECORD	High level when lite record is on				24	24	93	145	93	93
L STOP	High when lite "STOP" is on				20	20	83	153	83	83

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
L STOP	Low level when lite "STOP" is on							116		
LINE SYNC	From transformer to provide 60 cycles for a line sync					33		212		
MA 0	Memory address register bit 0		102							
MA 1	Memory address register bit 1		104							
MA 2	Memory address register bit 2		106							
MA 3	Memory address register bit 3		108							
MA 4	Memory address register bit 4		110							
MA 5	Memory address register bit 5		112							
MA 6	Memory address register bit 6		114							
MA 7	Memory address register bit 7		116							
MA 8	Memory address register bit 8		118							
MA 9	Memory address register bit 9		120							
MA 0	Memory address register bit 0 (compl. out)		103							
MA 1	Memory address register bit 1 (compl. bit 1)		105							
MA 2	Memory address register bit 2 (compl. out)		107							
MA 3	Memory address register bit 3 (compl. out)		109							
MA 4	Memory address register bit 4 (compl. out)		111							
MA 5	Memory address register bit 5 (compl. out)		113							
MA 6	Memory address register bit 6 (compl. out)		115							

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
MA 7	Memory address register bit 7 (compl. out)		117							
MA 8	Memory address register bit 8 (compl. out)		119							
MA 9	Memory address register bit 9 (compl. out)		121							
MAAR 0	Memory switch setting (Looks)		131				66		66	66
MAAR 1			133				63		63	63
MAIN SRQ	Main service request							193		
MBAR 0			130				65		65	65
MBAR 1			132				64		64	64
MBSL	Main box slaved (EXT command)							39		
MBSSL	Main box sort of slaved (EXT)		50					201		
MCS	Level - indicates multi channel scale on							92		
MCS COUNT UP	Level - count up in multi channel scale						99	90	99	99
MCS INPUT	Signal input line for MCS mode						91		91	91
MOD HOLD	Horiz. hold register (EXT command)		51							
MM 1	Indicates if memory is being exercised		47							
MM 2	Indicates if memory is being exercised		48							
NEG EXT TRIGGER	Level - indicates pos. for neg. EXT trigger							5		
NEG SYNC OUT	Rear panel output for neg. trigger						98		98	98
NINE BITS	Any setting past 2 millisec/cm 16 9-bit ADC resolution - except EXT						35	180	35	35
NOISE SIGNAL	Output from sample-hold board to output amplifier to show noise on CRT						24		24	24

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
NON-PROCESS	Mode of operation where no processing takes place							142		
NORMAL	From Normal/Preset Sw./high in normal							147		
OPEN LOOP	Instruction during shifting in accumulator			32						
OUTPUT MPX	To turn on output multiplier							110		
OVERLAY	Overlap instruction						67			67
PAD FIN	(Not used)						15		15	15
PAD OFF	Post analysis delay off						11		11	11
PAR TO HOLD	Contents of process address to hold register			163						
PAR 0	Process address register bit 0			205				(A only) 144		
PBH CONTINUE	(Not used)							94		
P/D	Process and not display							208		
PEN LIFTER	Level - commands plotter pen to lift on retrace									
PLOT	Level to instruct plotter to plot						92		92	92
PLUG IN SYNC CONT	(Not used)							13		
POINT NO. 1										107
POS SYNC OUT	To rear panel - positive sync output pulse						97		97	97
POST ANAL DELAY	From switch - indicates pad is on or off							12		
POWER SENSE	(AC) from A5T1 transformer		76			36				
POWER SENSE	(AC) from A5T1 transformer		77			37				
PRADX1	Pre-analysis delay X1							19		
PRADX2	Pre-analysis delay X2							17		
PRADX5	Pre-analysis delay X5							18		

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
PRADX10	Pre-analysis delay X10							20		
PRADX100	Pre-analysis delay X100							21		
PRADX 1K	Pre-analysis delay X1K							22		
PREPARE	Level to indicate in prepare program							87		
PRESET REACHED	Level indicates when a preset number has been reached							148		
PRE SAMPLE A	Level occurring 10 μ sec before sample pulse							35		
PRESET SHIFT CONT	Determined by sweep switch as to how far to shift in the accumulator							96		
PRESET TOTAL	High when counts match switch setting (for histogram mode)			139				149		
PRESET TOTAL 10 ²	Switch setting of preset totalizer			133				74		
PRESET TOTAL 10 ³	Switch setting - preset totalizer			134				75		
PRESET TOTAL 10 ⁴	Switch setting - preset totalizer			135				76		
PRESET TOTAL 10 ⁵	Switch setting - preset totalizer			136				77		
PRESET TOTAL 10 ⁷	Switch setting - preset totalizer			138				79		
PROCESS	Enable line telling unit to process							141		
PROCESS INHIBIT	Inhibits processing of data							163		
PRODUCT PSD1	For prepare mode, determines a channel between 1000 and 1019			141				198		12
PSD2	For prepare mode, determines a channel between 1020 and 1023			140				138		

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
RAMP FIN READ	ADC ramp is done Part of memory timing - read portion		33				31	127	31	31
READ	From EXT source to induce memory to read		34							
READ TIME	Stays down for that portion of memory cycle for reading		44							
RECORD LAMP DR	From transistor driver for record lite				17					
RECORD PBH	Level - high when record lite on				22	22		152		
RECORD PBM	Line from record pushbutton - low when pushed in				18	18		200		
+REF	Voltage reference for baseline offset in summation						22		22	22
-REF	Voltage reference for baseline offset in summation						23		23	23
RESET	Reset to a flip/flop for looking at pre- analysis/sweep time switch settings							31		
RESET ADC	Reset ADC at beginning of each sample						30	117	30	30
RESET LAMP DRIVE	From transistor driver for reset lamp driver				12					
RESET TB1	Reset timebase 1						90	38	90	90
RESET TB2	Reset timebase 2							40		
SAAR0	EXT control of address register 0		125				39		39	39
SAAR1	EXT control address register bit 1		123			36				
SAAR2	EXT control of address register bit 2		128							
SAAR3	EXT control of address register bit 3		129							

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
SAMPLE SAMPLE	Level - instructs to sample input signal						20	41	100	100
SAMPLED SIGNAL	Input signal to output amplifier for viewing on CRT						25	140	25	25
SAMPLE INTERV. SAWTOOTH/ TRIANGLE	From switch rear panel for MCS mode (discontinued on newer units)							195 (A only)		11
SA 0	Set accumulator 0 (from sense line)		78	48						
SA 1	Set accumulator 1 (from sense line)		79	49						
SA 2	Set accumulator 2 (from sense line)		80	50						
SA 3	Set accumulator 3 (from sense line)		81	51						
SA 4	Set accumulator 4 (from sense line)		82	52						
SA 5	Set accumulator 5 (from sense line)		83	53						
SA 6	Set accumulator 6 (from sense line)		84	54						
SA 7	Set accumulator 7 (from sense line)		85	55						
SA 8	Set accumulator 8 (from sense line)		86	56						
SA 9	Set accumulator 9 (from sense line)		87	57						
SA 10	Set accumulator 10 (from sense line)		88	58						
SA 11	Set accumulator 11 (from sense line)		89	59						
SA 12	Set accumulator 12 (from sense line)		90	60						
SA 13	Set accumulator 13 (from sense line)		91	61						
SA 14	Set accumulator 14 (from sense line)		92	62						
SA 15	Set accumulator 15 (from sense line)		93	63						
SA 16	Set accumulator 16 (from sense line)		94	64						
SA 17	Set accumulator 17 (from sense line)		95	65						

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
SA 18	Set accumulator 18 (from sense line)		96	66						
SA 19	Set accumulator 19 (from sense line)		97	67						
SA 20	Set accumulator 20 (from sense line)		98	68						
SA 21	Set accumulator 21 (from sense line)		99	69						
SA 22	Set accumulator (from sense line)		100	70						
SA 23	Set accumulator 23 (from sense line)		101	71						
SBAR 0	EXT control of address register bit 0		124				38		38	38
SBAR 1	EXT control of address register bit 1		122				37		37	37
SC 1	Shift control 1							167		
SC 2	Shift control 2							168		
SC 3	Shift control 3							169		
SC 4	Shift control 4							170		
SC 5	Shift control 5							171		
SC 6	Shift control 6							172		
SC 7	Shift control 7							173		
SC 9	Shift control 9							174		
SC 10	Shift control 10							175		
SC 11	Shift control 11							176		
SC 12	Shift control 12							177		
SC 13	Shift control 13							178		
SEEK	Control line for plotter/record mode						101		101	101
SEG	Segment						68			68
SENS MULT AUTO	Switch position (sens multiplier switch)							86		
SENS MULT 2 ⁰	Switch setting (sens multiplier switch)							182		
SENS MULT 2 ¹	Switch setting (sens multiplier switch)							184		
SENS MULT 2 ²	Switch setting (sens multiplier switch)							186		
SENS MULT 2 ³	Switch setting (sens multiplier switch)							188		

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
SET AVE	Set average mode							128		
SET DAR	Set display address register		126							
SET DAR B	Set display address register B			158				203		
SET DAR C	Set display address register C			170						
SET DISPLAY	Set display mode		24							
SET DISP	Set display mode (Compl. out)							133		
SET DISP MULT									45	
SET - HIST BEGIN	Set histogram begin program							131		
SET - HIST END	Set histogram end program							132		
SET HORIZ			40							
SET HORIZ			41					122		
SET IN MPX	Set input multiplex for correct channel input						44	111	44	44
SET - L DISPLAY	Set lite display				23	23		157		
SET - L RECORD	Set lite record				25			158		
SET - L START	Set lite start				29	29		154		
SET MCS	Set multi-channel scale							130		
SET MSB	Set most significant bit (sign)		39					118		
SET - NOP	Set no operation mode							135		
SET PAR A	Set process address register A			157				112		
SET PAR B	Set process address register B			169						
SET - PREPARE	Set prepare mode							134		
SET SCALE NUMBER	Enable line to set scale number switch setting (sens multiplier)							98		
SET SUM	Set summation mode							129		
SET SWEEP NUM								113		
SET VERT	Set vertical point for display	1	25				45	121		45
SET VERT			26							
SEVEN BITS	Sweep time of 2 ms/cm is 7-bit information from ADC						34	179	34	34

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
SHIFT 1				14				191		
SHIFT 1				15						
SHIFT 2				35						
SHIFT IN PAR	Shift in process address register			161						
SHIFT IN				31						
SHIFT LEFT				29						
SHIFT PAR A	Shift process address register A			155						
SHIFT PAR A	Shift process address register A			156						
SHIFT PAR B	Shift process address register B			168						
SHIFT RIGHT				30						
SHIFT RT PAR				160						
SHIFT RT PAR A				182						
SHIFT RT PAR B				208						
SHIFT RT PAR C				209						
SRT PAR B/ SHIFT RT PAR B	Shift right in process address register	19		208						
START ADC							27	73	27	106
START LAMP DR.										27
START PBH	Level high when start on				31					
					28	28		143		
START PBM	Switch - start pushbutton low when pushed in				32	32				
START-SHIFT								97		
START (T0)	Start time 0						17	166	17	17
STATE ENABLED								136		
STOP LAMP DR.					15					
STOP PBH	Stop pushbutton level - high when stop on				26	26		146		
STOP PBM/SET-L	Indicates pushbutton being held down				13	13				
STOP					27					
STOP T (T12)	Terminates sample inter.						18	59	18	18
STROBE TIME	Part of memory cycle (part of read portion)		43							
SUB S/RQ	Sub service request (EXT cont)							194		
SUM	Summation mode							82		

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
SW/AVE	Switch average						16	80	16	16
SWEPT NUM 2 ⁰	Switch setting 2 ⁰							181		
SWEPT NUM 2 ¹	Switch setting 2 ¹							183		
SWEPT NUM 2 ²	Switch setting 2 ²							185		
SWEPT NUM 2 ³	Switch setting 2 ³							187		
SWEPT NUM 2 ⁴	Switch setting 2 ⁴							189		
SWEPT-VOLTAGE	Horizontal DAC out through shaping network for NMR work						96		96	96
SW HIST	Histogram mode switch		49	190				209		
SW MCS	Multichannel scale switch							91		
SW SUM	Summation switch							102		
SW TX1	Sweep time switch (X1)							25		
SW TX2	Sweep time switch (X2)							23		
SW TX5	Sweep time switch (X5)							24		
SW TX10	Sweep time switch (X10)							26		
SW TX100	Sweep time switch (X100)							27		
SW TX1K	Sweep time switch (X1K)							28		
SYNC	Sync pulse for system							16		
T0	Time slot 0							56		
T2	Time slot 2 (.2 μ sec after T0)							57		
T4	Time slot 4 (.4 μ sec after T0)							58		
T14	Time slot 14 (1.4 μ sec after T0)							60		
T16	Time slot 16 (1.6 μ sec after T0)							61		
T26	Time slot 26 (2.6 μ sec after T0)							62		
T28	Time slot 28 (2.8 μ sec after T0)							63		
T34	Time slot 34 (3.4 μ sec after T0)							64		
T36	Time slot 36 (3.6 μ sec after T0)							65		

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
T40	Time slot 40 (4.0 μ sec after T0)							66		
T50	Time slot 50 (5.0 μ sec after T0)							67		
T58	Time slot 58 (5.8 μ sec after T0)							68		
T60	Time slot 60 (6.0 μ sec after T0)							69		
T80	Time slot 80 (8.0 μ sec after T0)							70		
T86	Time slot 86 (8.6 μ sec after T0)							71		
T90	Time slot 90 (9.0 μ sec after T0)							72		
TB 1	Time base 1							44		
TB 2	Time base 2							45		
TB 3	Time base 3							46		
TB 4	Time base 4							47		
TB 5	Time base 5							48		
TB 6	Time base 6							49		
TB 7	Time base 7							50		
TB 8	Time base 8							51		
TB 9	Time base 9							52		
TB 10	Time base 10							53		
TB 11	Time base 11							54		
TB 12	Time base 12							55		
TB B1	Coder to determine if 5-, 7-, or 9-bit ADC information						28	33	28	28
TB B2	Coder to determine if 5-, 7-, or 9-bit ADC information						29	34	29	29
10 MHz CLOCK	Divide-by-2 output from 20 MHz main clock						80	43	80	80
10 MS A	10 μ sec pulses occurring after reset (clear)							30		
10 MS B	10 μ sec pulses (one pulse less than 10 μ sec at beginning)							29		
TIME HISTOGRAM	Switch setting - histogram						81		81	81
TIME HIST	Level - low when in time histogram						87	160	87	87
TOTAL, PRESET 10 ⁶	Switch setting 10 ⁶			137				78		

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
TRIGGER INPUT	Signal input for trigger							8		
TRIGGER LEVEL	Pot Adjust							9		
20 MHz	Main clock frequency		20	19				37		
VARIANCE OUTPUT	Back panel - only with variance option (5488)						88		88	88
VERTICAL DAC	Back panel output of vertical DAC		23				19		19	19
VERT DEFL		2								
VERT DEFLECTION							78		78	78
WRITE	Part of memory cycle - write portion		35					128		
WRITE	From EXT source - to control write portion of memory cycle		36							
WRITE TIME	High for length of time in write portion of memory		46							
X5 MAG SW	On main frame - to expand CRT display to X5	13								
X5 MAG SW	Switch setting	14								
Z AXIS	Output rear panel - for unblanking of EXT CRT	21					95		95	95
Z AXIS CRT	For unblanking of internal CRT	15								
+200V		8				8				
+200V		8								
+50V		9				6				
+50V		9								
+35V			9			35				
+19.5V			6		10	5			5	5
+16V			8			34				
+12V			1				1		1	1
+12V								1		
+12V						2				
+12V		4								
+5V			3	1	4	4				
+5V								3		
+5V		6		1					3	3
+5V							3			
+5V REF										10
-7.5V			4			5				

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	5480A/B SECTION AND LINE					5485A	5486A/B	5487A	5488A
		A1	A2	A3	A4	A5				
-7.5V			4							
-12V		5				3				
-12V							2		2	2
-12V			2					2		
-12V			7			11	6		6	6
-19.5V		7								
-50V		7				7				
-50V		10								
-2950V		11								
-3000V										

PARTS B THRU E — 5480A/B Table 4-2 (Cont'd)

This part of the table lists all connections in the 5480A/B Memory/Display (Main Frame) units. This part of the table is divided into sub-parts, corresponding with other documentation that divides the instrument into 5 major sections:

- A1 Display Section
- A2 Memory Section
- A3 Main Frame Logic Section
- A4 Switching Logic (Light Driver and Flip-flop) Section
- A5 Power Supply Section.

The main body of the list for each section applies directly to the 5480B units. Any changes for 5480A are listed at the end of the portion of the list where they apply.

The shaded portions of this list indicate signals that were present in the 5480A's with serial prefix 852- and below but are not in newer instruments.

Table 4-2. Wiring Lists (Cont'd)

PART B 5480A/B A1 DISPLAY SECTION Wiring Diagram: Figure 4-7																
LINE	SIGNAL NAME	SIGNAL SOURCE	DEFLECTION AMPLIFIER A1	CALIBRATOR A2	BEAM VOLTAGE REGULATOR A4											REMARKS
1	SET NUM	J2(41)	11													From LPI Line 121
2	VERT DEFL	J26(49)	6													To J29 Vert Scope Output
3	HORIZ DEFL	J26(45)	4													
4	+12V	A5A1(2)	9	912												
5	-12V	A5A1(4)	20													
6	-5V	A5A1(8)	12													
7	-50V	A5A2(14)	5		907											
8	+200V	A5A2(6)	1		222											
9	-50V	A5A2(5)			329											
10	-2950V	A1A4			444											To A1V1(3) CRT Cathode
11	-3000V	A1A4			555											To A1V1(3) CRT Grid
12	GRD	Chassis	17,19	SCRW	000											
13	X5 MAG SW	A1B1	3													
14	X5 MAG SW	A1B1	2													
15	Z AXIS CRT	A1A1(8)	8		936											
16	INTENSITY MOD	J16(9)	13													
17	HORIZ POS	A1R4	7													
18	INTENSIFY	J26(31)	14													
19	BRTPARB	A3A11(R)		991												Note: BH 6 From PAR
20	CALIBRATOR	A1A2(992)		992												To A1J1 CAL Signal IV
21	Z AXIS	A1A1(15)	15													To API Line 95 & J11 Rear
22	SET V HOLD	J2(4)	10													From MEM Line 36
Note: 3 Digit Numbers Denote Wire Color Using Standard Color Code																
5480A: Serials Prefixed 852 - And Below Had Signal Indicated by 852810.																

Table 4-2. Wiring Lists (Cont'd)

PART C 5480A/B A2 MEMORY SECTION Wiring Diagram: Figure 4-8																
LINE	SIGNAL NAME	SIGNAL SOURCE	BIAS AMP A1	DRIFT GATE A2	BIAS AMP A3	DRIFT GATE A4	DECODER GATE A5	DECODER GATE A6	READ/WRITE GATE A7	READ/WRITE GATE A8	HORIZONTAL DAC A9	VERTICAL DAC A10	MEMORY VOLTAGE REG. A11	20 MHz CLOCK A12	MEMORY TIMER A13	MEMORY LOGIC A14
1	+12V	P3(5)														
2	-12V	P3(12)	A(4)													
3	+5V	P3(7,14)	A(2)													
4	-7.5V	P3(6,13)	A(7)													
5	GRD	P3(1,8)	A(1, A)													
6	-19.5V	A11(6, F)				A(11)										
7	-19.5V	A11(14, R)	A(9)													
8	+1.6V	P3(10)														
9	+35V	P3(2)														
10	AR0	P2(3)														
11	AR1	P2(4)														
12	AR2	P2(5)														
13	AR3	P2(6)														
14	AR4	P2(7)														
15	AR5	P2(8)														
16	AR6	P2(9)														
17	AR7	P2(10)														
18	AR8	P2(11)														
19	AR9	P2(12)														
20	20 MHz CLOCK	A12(3)														
21	CAL FULL	P2(21)														
22	CAL ZERO	P2(46)														
23	VERTICAL DAC	A10A(B)														
24	SET DISPLAY	A10A(10, L)														
25	SET VERT.	P2(41)														
26	SET VERT.	P2(16)														
27	CAR0	A14(8)														
28	CAR1	A14(7)														
29	CAR2	A14(6)														
30	CAR3	A14(5)														

Table 4-2. Wiring Lists (Cont'd)

PART C 5480A/B (CONT'D)																			
LINE	SIGNAL NAME	SIGNAL SOURCE	SENSE AMP A1	INHERIT GATE A2	SENSE AMP A3	INHERIT GATE A4	READ/WRITE GEN A7	READ/WRITE GEN A8	RESISTANCE DAC A9	VERTICAL DAC A10	MEMORY VOLTAGE REG. A11	MEMORY TIME A13	MEMORY LOGIC A14	P1	P2	J35	J16	J18	REMARKS
31	CLOCK 1	A14(1)																	
32	CLOCK 2	A14(2)																	
33	READ	P2(18)																	From LPI Line 127
34	READ	P2(43)																	From Ext. Source J16(W)
35	WRITE	P2(19)																	From LPI Line 128
36	WRITE	P2(44)																	From Ext. Source J16(Y)
37	CYCLE	P2(20)																	From LPI Line 119
38	CYCLE	P2(46)																	From Ext. Source J16(C)
39	SET MSB	P2(40)																	From LPI Line 116
40	SET HORIZ	P2(42)																	From Ext. Source J16(V)
41	SET HORIZ	P2(17)																	From LPI Line 122
42	HORIZ DAL	A9A(3)																	Thru P35 to J9 and J36(22)
43	STROBE TIME	A13(3)	A(13)	A(13)															
44	READ TIME	A13(2)																	
45	INHIBIT TIME	A13(4)	A(3)	A(3)															
46	WRITE TIME	A13(5)																	
47	MM1	A13(14)																	
48	MM2	A13(13)																	
49	SW HMT	P2(13)																	From LPI Line 209
50	MBSEL	P2(38)																	From LPI Line 201
51	MOD HOLD	P2(16)																	From Ext. Source J16(W)
52	AC0	P1(1)																	From MFL Line 97
53	AC1	P1(2)																	From MFL Line 98
54	AC2	P1(3)																	From MFL Line 99
55	AC3	P1(4)																	From MFL Line 100
56	AC4	P1(5)																	From MFL Line 101
57	AC5	P1(6)																	From MFL Line 102
58	AC6	P1(7)																	From MFL Line 103
59	AC7	P1(8)																	From MFL Line 104
60	AC8	P1(9)																	From MFL Line 105

Table 4-2. Wiring Lists (Cont'd)

PART C 5480A/B (CONT'D)																			
LINE	SIGNAL NAME	SIGNAL SOURCE	SENSE AMP A1	INHERIT GATE A2	SENSE AMP A3	INHERIT GATE A4	READ/WRITE GEN A7	READ/WRITE GEN A8	RESISTANCE DAC A9	VERTICAL DAC A10	MEMORY VOLTAGE REG. A11	MEMORY TIME A13	MEMORY LOGIC A14	P1	P2	J35	J16	J18	REMARKS
61	AC9	P1(10)																	From MFL Line 106
62	AC10	P1(11)																	From MFL Line 107
63	AC11	P1(12)																	From MFL Line 108
64	AC12	P1(13)																	From MFL Line 109
65	AC13	P1(14)																	From MFL Line 110
66	AC14	P1(15)																	From MFL Line 111
67	AC15	P1(16)																	From MFL Line 112
68	AC16	P1(17)																	From MFL Line 113
69	AC17	P1(18)																	From MFL Line 114
70	AC18	P1(19)																	From MFL Line 115
71	AC19	P1(20)																	From MFL Line 116
72	AC20	P1(21)																	From MFL Line 117
73	AC21	P1(22)																	From MFL Line 118
74	AC22	P1(23)																	From MFL Line 119
75	AC23	P1(24)																	From MFL Line 120
76	POWER SENSE	P3(3)																	From A5T1
77	POWER SENSE	P3(9)																	From A5T1
78	SA9	P1(26)																	To MFL Line 48
79	SA1	P1(27)																	To MFL Line 49
80	SA2	P1(28)																	To MFL Line 50
81	SA3	P1(29)																	To MFL Line 51
82	SA4	P1(30)																	To MFL Line 52
83	SA5	P1(31)																	To MFL Line 53
84	SA6	P1(32)																	To MFL Line 54
85	SA7	P1(33)																	To MFL Line 55
86	SA8	P1(34)																	To MFL Line 56
87	SA9	P1(35)																	To MFL Line 57
88	SA10	P1(36)																	To MFL Line 58
89	SA11	P1(37)																	To MFL Line 59
90	SA12	P1(38)																	To MFL Line 60

Table 4-2. Wiring Lists (Cont'd)

PART C 5480A/B (CONT'D)														
LINE	SIGNAL NAME	SIGNAL SOURCE	TEST AMP	DECODER GATE A1	DECODER GATE A2	READ/WHITE GEN A1	READ/WHITE GEN A2	RECORDING GATE A1	RECORDING GATE A2	RECORDING GATE A3	RECORDING GATE A4	RECORDING GATE A5	RECORDING GATE A6	REMARKS
91	SA13	P1(36)	A(6)											To MFL Line 61
92	SA14	P1(40)	A(11)											To MFL Line 62
93	SA15	P1(41)	A(12)											To MFL Line 63
94	SA16	P1(42)	A(13)											To MFL Line 64
95	SA17	P1(43)	A(14)											To MFL Line 65
96	SA18	P1(44)	A(17)											To MFL Line 66
97	SA19	P1(45)	A(18)											To MFL Line 67
98	SA20	P1(46)	A(19)											To MFL Line 68
99	SA21	P1(47)	A(20)											To MFL Line 69
100	SA22	P1(48)	A(21)											To MFL Line 70
101	SA23	P1(49)	A(22)											To MFL Line 71
102	MA9	A9B(19)			A(5)									
103	MA9	A9B(18)			A(6)									
104	MA1	A9B(16)			A(7)									
105	MA1	A9B(15)			A(3)									
106	MA2	A9B(13)			A(9)									
107	MA2	A9B(12)			A(10)									
108	MA3	A9B(10)				A(21)								
109	MA3	A9B(9)				A(19)								
110	MA4	A9B(7)				A(20)								
111	MA4	A9B(6)				A(22)								
112	MA5	A9B(4)				A(5)								
113	MA5	A9B(3)				A(6)								
114	MA6	A9A(22)				A(7)								
115	MA6	A9A(21)				A(2)								
116	MA7	A9A(19)				A(6)								
117	MA7	A9A(18)				A(10)								
118	MA8	A9A(16)					A(20)							
119	MA8	A9A(15)					A(22)							
120	MA9	A9A(13)					A(21)							

Table 4-2. Wiring Lists (Cont'd)

PART C 5480A/B (CONT'D)														
LINE	SIGNAL NAME	SIGNAL SOURCE	TEST AMP	DECODER GATE A1	DECODER GATE A2	READ/WHITE GEN A1	READ/WHITE GEN A2	RECORDING GATE A1	RECORDING GATE A2	RECORDING GATE A3	RECORDING GATE A4	RECORDING GATE A5	RECORDING GATE A6	REMARKS
121	MA9	A9A(13)					A(19)							
122	MA9	P2(30)												From EXT J16(E) To API Line 37
123	MA9	P2(31)												From EXT J16(F) To API Line 38
124	MA9	P2(32)												From EXT J16(G) To API Line 39
125	MA9	P2(33)												From EXT J16(H) To API Line 40
126	SETDAR	P2(39)												From EXT J16(I) To API Line 41
127	CLEAR HORIZ HOLD	A14(R)												From EXT Source J16(U)
128	MA9	P2(32)												From EXT Source J16(U)
129	MA9	P2(33)												From EXT Source
130	MA9	P2(35)												From API Line 65
131	MA9	P2(34)												From API Line 66
132	MA9	P2(36)												From API Line 64
133	MA9	P2(37)												From API Line 63
134	RESET HORIZ	P2(22)												From LPI Line 214
5480A: MAKE THE CHANGES LISTED BELOW														
(ALL SERIALS)														
122	CAL ZERO	P2(46)												From Scale CALSW 85
134	DELETE THIS LINE													
SERIALS 852- AND BELOW														
YOUR INSTRUMENT HAS ADDITIONAL SIGNAL LINES														
INDICATED BY SHADING IN TABLE														

Table 4-2. Wiring Lists (Cont'd)

PART D 5480A/B A3 MAIN FRAME LOGIC SECTION Wiring Diagram: Figure 4-9																								
LINE	SIGNAL NAME	SIGNAL SOURCE	SHIFT DETECTOR A1	ACCUMULATOR CONTROL A2	ACCUMULATOR A3	ACCUMULATOR A4	ACCUMULATOR A5	ACCUMULATOR A6	ACCUMULATOR A7	ACCUMULATOR A8	ADDRESS REGISTER A9	ADDRESS REGISTER A10	ADDRESS REGISTER A11	ADDRESS REGISTER CONTROL A12	J1	J2	J15	J19	J17,18	J22	J26	AA1A	REMARKS	
1	-5V	ASA1(8)	1, A		19, W	19, W	19, W																	
2	GRD	Chassis	22, B											26, 30										
3	ENABLE COUNT	J22(1)	2																	1				From LPI Line 125
4	ENABLE COUNT	J16(6)	B															C			35			From Ext Source
5	ENSHIFT LEFT	J22(3)	3																					From LPI Line 124
6	ENSHIFT LEFT	J16(A)	C															A						From Ext Source
7	ENSHIFT RIGHT	J22(3)	4																					From LPI Line 122
8	ENSHIFT RIGHT	J16(B)	D																B			36		From Ext Source
9	ENSHIFT IN	J22(4)	5																					Not Used
10	ENSHIFT IN	J100B J16(D)	E																D	D				From Ext Source
11	ENCLOSURE LOOP	J22(6)	7																					From LPI Line 106
12	CLEAR 1	J22(17)	15														F	F						From LPI Line 12D
13	CLEAR 1	AA1A	8																			15		
14	SHIFT 1	J22(8)	F																					From LPI Line 191
15	SHIFT 1	J100B J16(H)	R															H	H			32		From Ext Source
16	COUNTUP ENABLE	J22(10)	20																					From LPI Line 111
17	GROUP SHRINK	J100B	X																P					From Ext Source J100B
18	ENABLE SHRINK	J22(13)	U																					From LPI Line 109
19	SHRINK Clock	J24	T																					From New Line 20 to LPI Line 27
20	COUNT UP A	J22(9)	18																					From LPI Line 100
21	ENABLE COUNTUP A	J22(23) J16(J)	V																J			33		From Ext or API Line 85
22	COUNT DN ENABLE	J22(12)	21																					From LPI Line 210
23	GROUP SHRINK	J100B	Y																					From Ext Source J100B
24	COUNT DN A	J22(11)	19																					Not Used
25	ENABLE COUNT DN	J16(K)	W																					From Ext Source
26	ENABLE OPEN LOOP	J22(5)	6																					Not Used
27	ENABLE OPEN LOOP	J16(E)	F																E					From Ext Source
28	COUNT	A3A2(9)																						
29	SHIFT LEFT	A3A2(13)																						
30	SHIFT RIGHT	A3A2(10)																						

Table 4-2. Wiring Lists (Cont'd)

PART D 5480A/B (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	SHIFT DETECTOR A1	ACCUMULATOR CONTROL A2	ACCUMULATOR A3	ACCUMULATOR A4	ACCUMULATOR A5	ACCUMULATOR A6	ACCUMULATOR A7	ACCUMULATOR A8	ADDRESS REGISTER A9	ADDRESS REGISTER A10	ADDRESS REGISTER A11	ADDRESS REGISTER CONTROL A12	J1	J2	J15	J16	J17, 18	J22	J26	AA1A	REMARKS
31	SHIFT IN	A3A2(11)	11																				
32	OPEN LOOP	A3A2(5)	J	8																			To A3 & A8 Only
33	CLOSED LOOP	A3A2(8)	8	J						J													To A3 & A8 Only
34	CLEAR 2	A3A2(14)	14																				
35	SHIFT 2	A3A2(13)	13																				
36	COUNT UP B	A3A2(16)	16	T																			
37	COUNT DN B	A3A2(17)	17	U																			
38	COUNT UP C	A3A2(16)	16	T																			
39	COUNT DN C	A3A2(17)	17	U																			
40	COUNT UP D	A3A2(16)	16	T																			
41	COUNT DN D	A3A2(17)	17	U																			
42	COUNT UP E	A3A2(16)	16	T																			
43	COUNT DN E	A3A2(17)	17	U																			
44	COUNT UP F	A3A2(16)	16	T																			
45	COUNT DN F	A3A2(17)	17	U																			
46	COUNT UP G	A3A2(16)	16	T																			
47	COUNT DN G	A3A2(17)	17	U																			
48	SA0	J1(26)	2																				From Memory Line 78
49	SA1	J1(27)	B																				From Memory Line 79
50	SA2	J1(28)	3																				From Memory Line 80
51	SA3	J1(29)	C																				From Memory Line 81
52	SA4	J1(30)	2																				From Memory Line 82
53	SA5	J1(31)	B																				From Memory Line 83
54	SA6	J1(32)	3																				From Memory Line 84
55	SA7	J1(33)	C																				From Memory Line 85
56	SA8	J1(34)	2																				From Memory Line 86
57	SA9	J1(35)	B																				From Memory Line 87
58	SA10	J1(36)	3																				From Memory Line 88
59	SA11	J1(37)	C																				From Memory Line 89
60	SA12	J1(38)	2																				From Memory Line 90

Table 4-2. Wiring Lists (Cont'd)

PART D 5480A/B (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	SHIFT DETECTOR A1	ACCUMULATOR CONTROL A2	REG. FEED ACCUMULATOR A2	ACCUMULATOR A2	ACCUMULATOR A4	ACCUMULATOR A6	ACCUMULATOR A8	ACCUMULATOR A7	ACCUMULATOR A9	ADDRESS REGISTER A10	ADDRESS REGISTER A11	ADDRESS REGISTER CONTROL A12	J1	J2	J15	J16	J17, 18	J23	J26	AA1A	REMARKS
61	SAT3	J1(39)						B							39								From Memory Line 91
62	SAT4	J1(40)						3							40								From Memory Line 92
63	SAT5	J1(41)						C							41								From Memory Line 93
64	SAT6	J1(42)						2							42								From Memory Line 94
65	SAT7	J1(43)						B							43								From Memory Line 95
66	SAT8	J1(44)						3							44								From Memory Line 96
67	SAT9	J1(45)						C							45								From Memory Line 97
68	SAT0	J1(46)						2							46								From Memory Line 98
69	SAT1	J1(47)						B							47								From Memory Line 99
70	SAT2	J1(48)						3							48								From Memory Line 100
71	SAT3	J1(49)						C							49								From Memory Line 101
72	EXTAC0	J17 J18 (A)		7														A					From External Source
73	EXTAC1	J17 J18 (E)		6														E					
74	EXTAC2	J17 J18 (K)		5														K					
75	EXTAC3	J17 J18 (P)		4														P					
76	EXTAC4	J17 J18 (U)		7														U					
77	EXTAC5	J17 J18 (Y)		6														Y					
78	EXTAC6	J17 J18 (B)		5														B					
79	EXTAC7	J17 J18 (R)		4														R					
80	EXTAC8	J17 J18 (N)		7														N					
81	EXTAC9	J17 J18 (O)		6														O					
82	EXTAC10	J17 J18 (D)		5														D					
83	EXTAC11	J17 J18 (BB)		4														BB					
84	EXTAC12	J17 J18 (C)		7														C					
85	EXTAC13	J17 J18 (H)		6														H					
86	EXTAC14	J17 J18 (M)		5														M					
87	EXTAC15	J17 J18 (S)		4														S					
88	EXTAC16	J17 J18 (W)		7														W					
89	EXTAC17	J17 J18 (R)		6														R					
90	EXTAC18	J17 J18 (V)		5														V					

Table 4-2. Wiring Lists (Cont'd)

PART D 5480A/B (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	SHIFT DETECTOR A1	ACCUMULATOR CONTROL A2	REG. FEED ACCUMULATOR A2	ACCUMULATOR A2	ACCUMULATOR A4	ACCUMULATOR A6	ACCUMULATOR A8	ACCUMULATOR A7	ACCUMULATOR A9	ADDRESS REGISTER A10	ADDRESS REGISTER A11	ADDRESS REGISTER CONTROL A12	J1	J2	J15	J16	J17, 18	J23	J26	AA1A	REMARKS
91	EXTAC19	J17 J18 (G)						4										G					From External Source
92	EXTAC20	J17 J18 (F)						7										F					
93	EXTAC21	J17 J18 (V)						6										V					
94	EXTAC22	J17 J18 (H)						5										H					
95	EXTAC23	J17 J18 (DD)						4										DD					From External Source
96	SHIFT CONT	A3A2(8)						8												22			To LPI Line 106
97	AC0	A3A3(20)		20						W					1			B					To Ext Source & Mem Line 52
98	AC1	A3A3(X)		X						V					2			F					To Mem Line 53
99	AC2	A3A3(21)	21	21						6					3			L					To Mem Line 54
100	AC3	A3A3(Y)	20	Y						7					4			R					To Mem Line 55
101	AC4	A3A4(20)	19		20					F					5			V					To Mem Line 56
102	AC5	A3A4(X)	18		X					H					6			Z					To Mem Line 57
103	AC6	A3A4(21)	17		21					6					7			d					To Mem Line 58
104	AC7	A3A4(Y)	16		Y					7					8			J					To Mem Line 59
105	AC8	A3A5(20)	15		20					F					9			p					To Mem Line 60
106	AC9	A3A5(X)	14		X					H					10			u					To Mem Line 61
107	AC10	A3A5(21)	13		21										11			y					To Mem Line 62
108	AC11	A3A5(Y)	12		Y										12			CC					To Mem Line 63
109	AC12	A3A6(20)	Y		20										13			D					To Mem Line 64
110	AC13	A3A6(X)	X		X										14			J					To Mem Line 65
111	AC14	A3A6(21)	W		21										15			N					To Mem Line 66
112	AC15	A3A6(Y)	Y		Y										16			T					To Mem Line 67
113	A616	A3A7(20)	U		20										17			X					To Mem Line 68
114	AC17	A3A7(X)	T		X										18			b					To Mem Line 69
115	AC18	A3A7(21)	S		21										19			7					To Mem Line 70
116	AC19	A3A7(Y)	R		Y										20			m					To Mem Line 71
117	AC20	A3A8(20)	P		20										21			a					To Mem Line 72
118	AC21	A3A8(X)	N		X										22			W					To Mem Line 73
119	AC22	A3A8(21)	M		21										23			AA					To Mem Line 74
120	AC23	A3A8(Y)	L		Y										24			EE					To Ext Source & Mem Line 75

Table 4-2. Wiring Lists (Cont'd)

PART D 5480A B (CONT'D)																									
LINE	SIGNAL NAME	SIGNAL SOURCE	RESET DETECTOR A1	ACCUMULATOR CONTROL A2	FROM ZERO ACCUMULATOR A3	ACCUMULATOR A3	ACCUMULATOR A4	ACCUMULATOR A5	ACCUMULATOR A6	ACCUMULATOR A7	ADDRESS REGISTER A8	ADDRESS REGISTER A9	ADDRESS REGISTER A10	ADDRESS REGISTER A11	ADDRESS REGISTER CONTROL A12	J1	J2	J18	J19	J17, 18	J20	J26	AA1A	REMARKS	
121	AC0	A3A3(V)			V				18																
122	AC3	A3A3(15)			15	S																			
123	AC4	A3A4(V)			18	V																			
124	AC7	A3A6(15)			15	S																			
125	AC8	A3A5(V)			18	V																			
126	AC11	A3A5(15)					15	S																	
127	AC12	A3A6(V)					18	V																	
128	AC15	A3A6(15)						15	S																
129	AC16	A3A7(V)						18	V																
130	AC19	A3A7(15)							15	S															
131	AC20	A3A8(V)							18	V															
132	AC23	A3A8(15)			S				15																
133	PRESET TOTAL 10 ⁵	J22(15)	11																	15				From LPI Line 74	
134	PRESET TOTAL 10 ⁵	J22(16)	10																	16				From LPI Line 75	
135	PRESET TOTAL 10 ⁵	J22(17)	9																	17				From LPI Line 76	
136	PRESET TOTAL 10 ⁵	J22(18)	8																	18				From LPI Line 77	
137	PRESET TOTAL 10 ⁵	J22(19)	7																	19				From LPI Line 78	
138	PRESET TOTAL 10 ⁵	J22(20)	6																	20				From LPI Line 79	
139	PRESET TOTAL	A3A1(F)	F																	21				From LPI Line 149	
140	PSD2	A3A1(K)	K																	46				To LPI Line 138	
141	PSD1	A3A1(J)	J																	45				To LPI Line 138	
142	ENABLE COUNT PAR	J16(M) J26(8)										E						M		9				From Ext Source	
143	ENABLE COUNT PAR	J22(31)										5								31				From LPI Line 108	
144	ENSHIFT RT PAR	J16(L) J26(11)										F						L		11				From Ext Source	
145	ENSHIFT RT PAR	J22(29)										6								29				Not Used	
146	ENSHIFT IN PAR	J16(Y) J26(10)										8						5			10			From Ext Source J16(Y)	
147	ENSHIFT IN PAR	J22(30)										7								30				Not Used	
148	ENABLE DAR TO PAR	J22(28)										9								28				Not Used	
149	ENABLE DAR TO PAR	J16(S)										10						S						From Ext Source	
150	ENABLE PAR TO DAR	J22(41)										14								41				From LPI Line 150	

Table 4-2. Wiring Lists (Cont'd)

PART D 5400A/B (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	FRONT DETECTOR A1	ACCUMULATOR CONTROL A2	ACCUMULATOR A3	ACCUMULATOR A4	ACCUMULATOR A5	ACCUMULATOR A6	ACCUMULATOR A7	ADDRESS REGISTER A8	ADDRESS REGISTER A9	ADDRESS REGISTER A10	ADDRESS REGISTER A11	ADDRESS REGISTER CONTROL A12	J1	J2	J18	J19	J17, 18	J22	J26	AA1A	REMARKS
151	EXAMPLE TO HOLD	J22(40)											18						40				From LPI Line 204
152	EXAMPLE HOLD	J22(42)											20						42				Not Used
153	CLEAR PAR A	J22(36)											11						38				From LPI Line 109
154	CLEAR DAR A	J22(36)											13						36				From LPI Line 207
155	SHIFT PAR A	J26(6)											R							6			Not Used
156	SHIFT PAR A	J16(N)											14					N					From Ext Source
157	SET PAR A	J22(30)											15							39			From LPI Line 112
158	SET DAR B	J22(40)											4						48				From LPI Line 203
159	COUNT PAR	A3A12(M)							11	11	11	M											
160	SHIFT RT PAR	A3A12(K)							9	9	9	K											
161	SHIFT IN PAR	A3A12(J)							8	8	8	J											
162	DAR TO DAR	A3A12(L)							10	10	10	L											
163	PAR TO HOLD	A3A12(X)							20	20	20	X											
164	DAR TO HOLD	A3A12(W)							19	19	19	W											
165	AC TO HOLD	A3A12(V)							21	21	21	V											
166	CLEAR PAR B	A3A12(U)							U	U	U	U											
167	CLEAR DAR B	A3A12(V)								V	V	V											
168	SHIFT PAR B	A3A12(N)							12	12	12	N											
169	SET PAR B	A3A12(17)							17	17	17	17											
170	SET DAR C	A3A12(18)							18	18	18												
171	SET PAR C	J18(4)							M								M			6			From Ext Source J18(4)
172	SET DAR C	J18(4)							N								S			4			From Ext Source J18(4)
173	SET PAR C	J18(7)							R								W			3			From Ext Source J18(7)
174	SET DAR C	J18(7)								C							E			1			From Ext Source J18(7)
175	SET PAR C	J18(7)								D							V			1			From Ext Source J18(7)
176	SET DAR C	J18(7)								E							E			30			From Ext Source J18(7)
177	SET PAR C	J18(7)									B						F			20			From Ext Source J18(7)
178	SET DAR C	J18(7)									C						F			20			From Ext Source J18(7)
179	SET PAR C	J18(7)									D						E			27			From Ext Source J18(7)
180	SET DAR C	J18(7)									E						20			30			From Ext Source J18(7)

Table 4-2. Wiring Lists (Cont'd)

PART D 5480A/B (CONT'D)																									
LINE	SIGNAL NAME	SIGNAL SOURCE	SHIFT REGISTER A1	ACCUMULATOR CONTROL A3	MEM. DEPTH ACCUMULATOR A3	ACCUMULATOR A3	ACCUMULATOR A4	ACCUMULATOR A5	ACCUMULATOR A6	ACCUMULATOR A7	ADDRESS REGISTER A8	ADDRESS REGISTER A9	ADDRESS REGISTER A10	ADDRESS REGISTER A11	ADDRESS REGISTER CONTROL A12	J1	J2	J15	J16	J17, 18	J22	J26	AA1A	REMARKS	
181	ADVANCE DAR-1	J22(27)								P											27			From LPI Line 165	
182	SHIFT RT PAR A	A3A10(R)								14	R														
183	ADVANCE PAR-2	J22(33)								6											33			Not Used	
184	ADVANCE PAR-4	J22(34)								7											34			Not Used	
185	ADVANCE PAR-1	J22(32)								4											32			From LPI Line 206	
186	ADVANCE PART-1	J16(P) J36(7)								D								P				7		From Ext Source	
187	ADVANCE PAR-1	J22(35)								5											35			From LPI Line 206	
188	ADVANCE PAR-1	J36(8)								E								R				8		From Ext Source	
189	GATED UP 20MHZ PAR	J36(17)								3												36	17	To LPI Line 211 From API Line 22	
190	SW HBT	J22(47)								B											47			From LPI Line 206	
191	GATED DN 20MHZ PAR	J36(42)								C												37	42	To LPI Line 210 From API Line 22	
192	ENABLE PAR TO HOLD	J16(AA) J18(AA)												T				AA	AA					From Ext (See Line 150)	
193	AR5	A3A9(Y)								Y								3	h			14		To Mem Line 10 To API Line 41	
194	AR1	A3A9(X)								X								4	T			30		To Mem Line 11 To API Line 42	
195	AR2	A3A10(2)	B							2								5						To Memory Line 12	
196	AR3	A3A10(3)	C							3								6						To Memory Line 13	
197	AR4	A3A10(4)	D							4								7						To Memory Line 14	
198	AR5	A3A10(5)	E							5								8						To Memory Line 15	
199	AR6	A3A11(2)	2								2							9						To Memory Line 16	
200	AR7	A3A11(3)	3								3							10						To Memory Line 17	
201	AR8	A3A11(4)	4								4							11						To Memory Line 18	
202	AR9	A3A11(5)	5								5							12	Z					To Memory Line 19 & Ext Source	
203	COUNT UP DAR A	A3A9(13)								13	P														
204	COUNT UP DAR B	A3A10(13)								13	P														
205	PARF	A3A9(K)								K									E			13		To Ext Source	
206	COUNT UP PAR A	A3A9(15)								15	S														
207	COUNT DN PAR A	A3A9(16)								16	T														
208	SHIFT RT PAR B	A3A11(R)								14	R														
209	SHIFT RT PAR C	J16(b)									14								5			12		From Ext Source	
210	COUNT UP PAR B	A3A10(15)								15	S														

Table 4-2. Wiring Lists (Cont'd)

PART D 5480A/B (CONT'D)																									
LINE	SIGNAL NAME	SIGNAL SYMBOL	TEST DETECTOR	ACCUMULATOR CONTROL A1	ACCUMULATOR CONTROL A2	ACCUMULATOR A3	ACCUMULATOR A4	ACCUMULATOR A5	ACCUMULATOR A6	ACCUMULATOR A7	ADDRESS REGISTER A8	ADDRESS REGISTER A9	ADDRESS REGISTER A10	ADDRESS REGISTER A11	ADDRESS REGISTER CONTROL A12	J1	J2	J15	J16	J17, 18	J22	J26	AA1A	REMARKS	
211	COUNT DN PAR B	A3A10(16)									16	T													
212	COUNT UP PAR C	A3A11(15)										15									43				To LPI Line 10
213	COUNT DN PAR C	A3A11(16)										16									44				To LPI Line 199
214	CLEAR DN PAR A	J36(T) J36(T)											12					T	T						From Ext See Line 153
215	CLAC 10 SETAC 10	J22(14)						10													14				From LPI Line 192
216	ADVANCE PAR-4	J16(W)								H									W						From Ext Source
217	ADVANCE PAR-2	J16(V)								F									W						From Ext Source
5480A: Serials Prefixed 8-2- and below your instrument have additional signals indicated by shaded areas in table																									

Section IV. Troubleshooting

Model 5480A/B

Table 4-2. Wiring Lists (Cont'd)

A4 LIGHT DRIVER AND FLIP-FLOP				A5 POWER SUPPLY				PART E 5480A/B A4-SWITCHING LOGIC SECTION (LIGHT DRIVER AND FLIP-FLOP) A5 POWER SUPPLY SECTION Wiring Diagram: Figure 4-10															
LINE	SIGNAL NAME	SIGNAL SOURCE	LIGHT DRIVER AND 48 V D.C. A1	LOW VOLTAGE REG. A1	HIGH VOLTAGE REG. A2	J3	J31	J28	J23	J24	J18											REMARKS	
1	CLEAR ACCUM.	A3A2(S)	A(15) B(6)								EE							Also From Clear Display Push Buttons					
2	-12V	A5A1(2)		2		5	4	4										To All Sections					
3	-12V	A5A1(14)		4		12	12	12										To All Sections					
4	+5V	A5A1(8)	B(22)	8		7, 14	2	2, 10										To Main Frame Logic Line 1					
5	-7.5V	A5A1(15)		15		8, 13												To Memory Line 4					
6	+50V	A5A2(5)			5													To Display Section Line 9					
7	-50V	A5A2(14)			14													To Display Section Line 7					
8	+200V	A5A2(6)			6													To Display Section Line 8					
9	GRD	Chassis	B(1)	1	1	1, 8	1, 9 8, 16	1, 9 8, 16										To All Sections					
10	-19.5	J3(10)	A(2)			10		6										From Memory Voltage Reg.					
11	-19.5	J3(11)	A(1)				11	14										From Memory Voltage Reg.					
12	RESET LAMP DR	A4A1A(3)	A(3)															To Reset Lamp D63					
13	STOP PBM	A4S2(2)	A(10) B(4)									BB						Tied to Line 27, Set L Stop					
14	DISPLAY PBM	A4S4(2)	A(14)									CC											
15	STOP LAMP DR.	A4A1B(13)	B(13)															To Stop Lamp A4D63					
16	DISPLAY LAMP DR.	A4A1B(18)	B(18)															To Display Lamp A4D64					
17	RECORD LAMP DR.	A4A1B(20)	B(20)															To Record Lamp A4D65					
18	RECORD PBM	A4S5(2)	A(16)						47		DD							To LPI Line 200					
19	L DISPLAY	A4A1B(19)	B(19)						38									To LPI Line 139					
20	L STOP	A4A1B(14)	B(14)						40									To LPI Line 153					
21	DISPLAY PBH	A4A1A(21)	A(21)						33									To LPI Line 151					
22	RECORD PBH	A4A1A(22)	A(22)						34									To LPI Line 152					
23	SET-L DISPLAY	J23(28)	B(8)						28									From LPI Line 157					
24	L RECORD	A4A1B(21)	B(21)						39									To LPI Line 145 & API Line 93					
25	SET-L RECORD	J23(29)	B(10)						29									From LPI Line 158					
26	STOP PBH	A4A1A(19)	A(19)						35									To LPI Line 146					
27	SET-L STOP	J23(30)	B(4)						30									From LPI (156 See Line 13					
28	START PBH	A4A1A(18)	A(18)						31									To LPI Line 143					
29	SET-L START	J23(26)	B(2)						26									From LPI Line 154					
30	L START	A4A1B(15)	B(15)						36									To LPI Line 84					

Model 5480A/B

Section IV Troubleshooting

Table 4-2. Wiring Lists (Cont'd)[illegible]

Table 4-2. Wiring Lists (Cont'd)

PART F - 5480A/B INPUT/OUTPUT CONNECTORS			
Wiring Diagram: none			
1. MATING CONNECTORS			
Reference Designator	Instrument Connector Type (HP Part No.)	Mating Connector Type (HP Part No.)	
J4-11, 13, 14, 19, 29-35	BNC Female	Standard BNC male	
J15-18	Body: Winchester MRAC 50 S6 (1251-1921) Pin, female, 2-wire: Winchester 100-1016S (1251-1911) Pin, female, 1-wire: Winchester 100-1022S (1251-1909) Mtg. screws (set): Winchester J602 (1251-1911)	Body: Winchester MRAC 50 P8 (1251-1918) Pin, male: Winchester 100-1022P (1251-1908) Hood: Winchester 45-50H33/ES69 (1251-1922) Shell: Winchester XMRE 50-1000 (1251-1924) Mating Cable: (05495-60038)	
J20	Connector: Power, 3-pin male (1251-0148)	Power cord (8120-0078)	
J36	Connector: female, ribbon, 14-contact, Amphenol or Cinch type 57-40140 (1251-0143)	Connector: male, ribbon, 14-contact, Amphenol or Cinch type 57-30140 (1251-0142)	
A1J1	Connector: banana, female (1251-0463)	Connector: banana, male	
2. CONNECTOR WIRING			
Connector	Signal Name	Signal Description	Connection
J4	SAMPLE INPUT	Frequency: < 20 kHz Pulses, L = 0V or more negative, H = +2V or more positive	J27(15) API line 94
J5	SAMPLE OUTPUT	Sample pulses, 1000 pulses per sweep. L = +0.4V or more negative, H = +2.5V or more positive	J23(23) LPI line 166
J6	NOISE OUTPUT	Train of voltage pulses whose amplitude equals difference between INPUT and AVERAGE. Amplitude is proportional to CRT display of NOISE (0.5V per cm of deflection). Can be gated with Z-AXIS OUTPUT	J27(25) API line 24

Table 4-2. Wiring Lists (Cont'd)

PART F (Cont'd)			
Connector	Signal Name	Signal Description	Connection
J7	NEG SYNCH OUTPUT	Negative pulse at start of each sweep (before PRE-ANALYSIS DELAY). Level: -12V; Width: >0.5 usec	J27(14) API line 98
J8	POS SYNCH OUTPUT	Positive pulse at start of each sweep (before PRE-ANALYSIS DELAY). Level: +12V; Width: >0.5 usec	J27(39) API line 97
J9	HORIZ DAC OUTPUT	Sweep ramp. 0V to +10V; 0.2% linearity	J26(45) Display line 3
J10	VERT DAC OUTPUT	-4V to +4V, proportional to CRT display (1.0V per cm deflection); 0.2% linearity	J33 (BNC) Memory line 23
J11	Z AXIS OUTPUT	+5V blanking pulses (can be used to gate NOISE OUTPUT)	A1A1(15) Display line 21
J12	EXTERNAL DATA INPUT		
J12(1-12)	Not used		J27(1-12)
J12(13-24)	Not used		J27(26-37)
J13	POINT PLOTTER SEEK	Positive pulse tells Point Plotter to seek a null. Level: +10V; Width: >50 usec	J27(44) API line 101
J14	POINT PLOTTER PLOT	Positive pulse from Point Plotter indicates plot is complete. Level: >+2V; Width: 200 nsec	J27(45) API line 92
J15-J18	SYSTEM LOGIC INTERCONNECTION		

J15-J18 NOTES:

H = +2.5V or more positive voltage level
L = +0.4V or more negative voltage level
N = negative pulse, 200 nsec wide (H to L to H)
P = positive pulse, 200 nsec wide (L to H to L)

A = voltage step from L to H (positive step)
B = voltage step from H to L (negative step)
LE = trigger (clock) on leading edge of pulse
TE = trigger (clock) on trailing edge of pulse

J15 and J17 are only on 5480A's with serial # prefixed 852- and below.

Table 4-2. Wiring Lists (Cont'd)

PART F (Cont'd)			
Connector	Signal Name	Signal Description*	Connection
J15 SYSTEM LOGIC INTERCONNECTION A			
J15(A)	Not used		
J15(B)	Not used		
J15(C)	CYCLE	N, LE	J2(45) Mem line 38
J15(D)	EN SHIFT IN	N, LE	A3A2(E) MFL line 10
J15(E)	SET VERT	L=TRUE	J2(15) Mem line 26
J15(F)	CLEAR 1	L=TRUE	A3A2(S) MFL line 13
J15(H)	SHIFT 1	N, LE	A3A2(R) MFL line 15
J15(J)	Not used		
J15(K)	Not used		
J15(L)	Not used		
J15(M)	EXT AR 0	L=TRUE	A3A9(M) MFL line 171
J15(N)	SHIFT PAR A	N, LE	A3A12(14) MFL line 156
J15(P)	EN C UP 20 MHz	L=TRUE	A3A2(X) MFL line 17
J15(R)	EN C DN 20 MHz	L=TRUE	A3A2(Y) MFL line 23
J15(S)	EXT AR 1	L=TRUE	A3A9(N) MFL line 172
J15(T)	CLEAR PAR A	N, LE	A3A12(12) MFL line 214
J15(U)	SET DAR	L=TRUE	J2(39) Mem line 126
J15(V)	SET HORIZ	N, LE	J2(42) Mem line 40
J15(W)	EXT AR 2	L=TRUE	A3A10(B) MFL line 173
J15(X)	READ	N, LE	P2(43) Mem line 34
J15(Y)	WRITE	N, LE	P2(44) Mem line 36
J15(Z)	Not used		
J15(a)	EXT AR 3	L=TRUE	A3A10(C) MFL line 174
J15(b)	EN SHIFT IN PAR	L=TRUE	A3A12(H) MFL line 146
J15(c)	EXT PREP	N, LE	J23(1) LPI line 106
J15(d)	EXT AVE	N, LE	J23(2) LPI line 105
J15(e)	EXT AR 4	L=TRUE	A3A10(D) MFL line 175
J15(g)	Not used		
J15(h)	SET L DISPLAY	Output, N, LE	J23(3) LPI line 157
J15(j)	START ADC	Output, L=TRUE	J23(6) LPI line 73

*See J15-J18 Notes.

Table 4-2. Wiring Lists (Cont'd)

PART F (Cont'd)			
Connector	Signal Name	Signal Description	Connection
J15(k)	EXT AR 5	L=TRUE	A3A10(E) MFL line 176
J15(m)	Not used		
J15(n)	CS ATTACHED	L=TRUE	J23(7), J27(19) LPI line 107
J15(p)	L STOP	Output, L=TRUE	API line 79 J23(8) LPI line 153
J15(r)	EXT AR 6	L=TRUE	A3A11(B) MFL line 177
J15(s)	Not used		
J15(t)	Not used		
J15(u)	Not used		
J15(v)	EXT AR 7	L=TRUE	A3A11(C) MFL line 178
J15(w)	Not used		
J15(x)	Not used		
J15(y)	Not used		
J15(z)	EXT AR 8	L=TRUE	A3A11(D) MFL line 179
J15(AA)	ENABLE PAR TO HOLD	L=TRUE	A3A12(T) MFL line 192
J15(BB)	Not used		
J15(CC)	Not used		
J15(DD)	EXT AR 9	L=TRUE	A3A11(E) MFL line 180
J15(EF)	Not used		
J15(GG)	GRD		
J15(HH)	GRD		
J16 SYSTEM LOGIC INTERCONNECTION B			
J16(A)	EN SHIFT LEFT	N, LE	A3A2(C) MFL line 6
J16(B)	EN SHIFT RIGHT	N, LE	A3A2(D) MFL line 8
J16(C)	ENABLE COUNT	N, LE	A3A2(B) MFL line 4
J16(D)	Same as J15(D)		
J16(E)	EN OPEN LOOP	N, LE	A3A2(F) MFL line 27
J16(F)	Same as J15(F)		
J16(H)	Same as J15(H)		
J16(J)	EN C UP A	N, TE	A3A2(V) MFL line 21
J16(K)	EN C DN A	N, TE	A3A2(W) MFL line 25
J16(L)	EN SHIFT RT PAR	N, LE	A3A12(F) MFL line 144
J16(M)	EN COUNT PAR	N, LE	A3A12(E) MFL line 142
J16(N)	Same as J15(N)		
J16(P)	ADVANCE PAR +1	N, TE	A3A9(D) MFL line 186
J16(R)	ADVANCE PAR -1	N, TE	A3A9(E) MFL line 188
J16(S)	EN DAR TO PAR	N, LE	A3A12(10) MFL line 148

Table 4-2. Wiring Lists (Cont'd)

Connector	Signal Name	Signal Description	Connection
J16(T)	Same as J15(T)		
J16(U)	Same as J15(U)		
J16(V)	Same as J15(V)		
J16(W)	MOD HOLD	N, TE	J2(16) Mem line 51
J16(X)	Same as J15(X)		
J16(Y)	Same as J15(Y)		
J16(Z)	AR 9	Output; L=TRUE	A3A11(5) MFL line 202
J16(a)	PAR 0	Output; L=TRUE	A3A9(K) MFL line 205
J16(b)	SHIFT RT PAR C	L=TRUE	A3A11(14) MFL line 209
J16(c)	SAAR 0	L=TRUE	J2(28) Mem line 125
J16(d)	SBAR 0	L=TRUE	J2(29) Mem line 124
J16(e)	SBAR 1	L=TRUE	J2(30) Mem line 122
J16(f)	SAAR 1	L=TRUE	J2(31) Mem line 123
J16(h)	AR 0	Output; L=TRUE	A3A9(Y) MFL line 193
J16(j)	AR 1	Output; L=TRUE	A3A9(X) MFL line 194
J16(k)	MAIN SRQ	L=TRUE	J23(43) LPI line 193
J16(m)	SUB SRQ	L=TRUE	J23(44) LPI line 194
J16(n)	MBSL	Output; L=TRUE	J23(46) LPI line 39
J16(p)	OUTPUT MPX	Output; L=TRUE	J23(12) LPI line 110
J16(r)	L DISPLAY	Output; L=TRUE	J23(11) LPI line 190
J16(s)	CHANNEL COMMAND	L=TRUE	J27(18) API line 40
J16(t)	+5 volts	Output	
J16(u)	SAAR 2	L=TRUE	J2(32) Mem line 128
J16(v)	SAAR 3	L=TRUE	J2(33) Mem line 129
J16(w)	ADVANCE PAR +4	L=TRUE	A3A9(H) MFL line 216
J16(x)	ADVANCE PAR +2	L=TRUE	A3A9(F) MFL line 217
J16(y)	INTENSITY MOD	L=TRUE	A1A1(13) Disp line 16
J16(z)	START PBM	L=TRUE	A4A1A(8) LD & FF line 32
J16(AA)	Same as J15(AA)		
J16(BB)	STOP PBM	L=TRUE	A4A1A(8) LE & FF line 13
J16(CC)	DISPLAY PBM	L=TRUE	A4A1A(14) LD & FF line 14
J16(DD)	RECORD PBM	L=TRUE	A4A1A(16) LD & FF line 18

Table 4-2. Wiring Lists (Cont'd)

Connector	Signal Name	Signal Description	Connection
J16(EF)	CLEAR DISPLAY	L=TRUE	A4A1A(15), A4A1B(9) LD & FF line 1
J17, J18 SYSTEM INTERCONNECTION C1, C2. These connectors are wired in parallel. Signal appears at indicated pin of either connector.			
A	EXT AC 0	L=TRUE	A3A3(7) MFL line 72
B	AC 0	Output, H=TRUE	A3A3(20) MFL line 97
C	EXT AC 12	L=TRUE	A3A8(7) MFL line 84
D	AC 12	Output, H=TRUE	A3A6(20) MFL line 109
E	EXT AC 1	L=TRUE	A3A3(6) MFL line 73
F	AC 0	Output, H=TRUE	A3A3(X) MFL line 98
H	EXT AC 13	L=TRUE	A3A6(6) MFL line 85
J	AC 13	Output, H=TRUE	A3A6(X) MFL line 110
K	EXT AC 2	L=TRUE	A3A3(5) MFL line 74
L	AC 2	Output, H=TRUE	A3A3(21) MFL line 99
M	EXT AC 14	L=TRUE	A3A6(5) MFL line 86
N	AC 14	Output, H=TRUE	A3A6(21) MFL line 111
P	EXT AC 3	L=TRUE	A3A3(4) MFL line 75
R	AC 3	Output, H=TRUE	A3A3(Y) MFL line 100
S	EXT AC 15	L=TRUE	A3A6(4) MFL line 87
T	AC 15	Output, H=TRUE	A3A6(Y) MFL line 112
U	EXT AC 4	L=TRUE	A3A4(7) MFL line 76
V	AC 4	Output, H=TRUE	A3A4(20) MFL line 101
W	EXT AC 16	L=TRUE	A3A7(7) MFL line 88
X	AC 16	Output, H=TRUE	A3A7(20) MFL line 113
Y	EXT AC 5	L=TRUE	A3A4(6) MFL line 77
Z	AC 5	Output, H=TRUE	A3A4(X) MFL line 102
a	EXT AC 17	L=TRUE	A3A7(6) MFL line 89
b	AC 17	Output, H=TRUE	A3A7(X) MFL line 114

Table 4-2. Wiring Lists (Cont'd)

PART F (Cont'd)			
Connector	Signal Name	Signal Description	Connection
c	EXT AC 6	L=TRUE	A3A4(5) MFL line 78
d	AC 6	Output, H=TRUE	A3A4(21) MFL line 103
e	EXT AC 18	L=TRUE	A3A7(5) MFL line 90
f	AC 18	Output, H=TRUE	A3A7(21) MFL line 115
h	EXT AC 7	L=TRUE	A3A4(4) MFL line 79
j	AC 7	Output, H=TRUE	A3A4(Y) MFL line 104
k	EXT AC 19	L=TRUE	A3A7(4) MFL line 91
m	AC 19	Output, H=TRUE	A3A7(Y) MFL line 116
n	EXT AC 8	L=TRUE	A3A5(7) MFL line 80
p	AC 8	Output, H=TRUE	A3A5(20) MFL line 105
r	EXT AC 20	L=TRUE	A3A8(7) MFL line 92
s	AC 20	Output, L=TRUE	A3A8(20) MFL line 117
t	EXT AC 9	L=TRUE	A3A5(6) MFL line 81
u	AC 9	Output, H=TRUE	A3A5(X) MFL line 106
v	EXT AC 21	L=TRUE	A3A8(6) MFL line 92
w	AC 21	Output, H=TRUE	A3A8(X) MFL line 118
x	EXT AC 10	L=TRUE	A3A5(5) MFL line 82
y	AC 10	Output, H=TRUE	A3A5(21) MFL line 107
z	EXT AC 22	L=TRUE	A3A8(5) MFL line 93
AA	AC 22	Output, H=TRUE	A3A8(21) MFL line 119
BB	EXT AC 11	L=TRUE	A3A5(4) MFL line 83
CC	AC 11	Output, H=TRUE	A3A5(Y) MFL line 108
DD	EXT AC 23	L=TRUE	A3A8(4) MFL line 94
EE	AC 23	Output, H=TRUE	A3A8(Y) MFL line 120
FF HH	GRD GRD		
J19	SWEEP VOLTAGE OUTPUT	Sweep ramp, 0V to +1V (0V to any value 10V obtainable by changing internal resistor)	J27(33) API line 96

Table 4-2. Wiring Lists (Cont'd)

PART F (Cont'd)			
Connector	Signal Name	Signal Description	Connection
J28	AC POWER	AC power input 115 or 230V	
J29	VERTICAL SCOPE OUTPUT	-5V to +5V, proportional to CRT display. API POSITION control determines dc offset of this signal.	J26(49) API line 78
J30	PEN LIFT CONTROL	Output, +5V = Pen UP; 0V = Pen DOWN (5480A only, see J36(4) for 5480B.)	J23(24) LPI line 208
J31	MCS INPUT	Signal input for MCS FUNCTION. Pulses; amplitude between 2V and 20V; max rep rate 1 MHz; min width 500 nsec; pulse pair resolution 500 nsec; input impedance 3K ohms minimum	J27(49) API line 91
J32	VARIANCE OUTPUT	Square of noise signal. Available only when variance option installed in API (5485A Option 01)	J27(46) API line 88
A1J1	CALIBRATOR	Square wave, 1V P-P. Frequency depends on LPI SWEEP TIME setting.	Display line 20

PART G — 5485A TWO CHANNEL INPUT (API) Table 4-2 (Cont'd)

Wiring Diagram: Figure 4-11

This part of the table lists all connections in the 5485A Two Channel Input (Analog Plug-in) unit.

Note:

Shading at line 79 indicates that the C.S. Attached signal was an input from 5480A rear-panel connector J15 (serials prefixed 852- and below). The 5485A wiring was not changed when the 5480A rear panel was changed (by deleting J15 and J17).

Table 4-2. Wiring Lists (Cont'd)

PART G 5485A (CONT'D)																								
LINE	SIGNAL NAME	SIGNAL SOURCE	INPUT AMPLIFIER A1	SAMPLE AND HOLD A2	ADC A3	SWITCHING LOGIC A4	OUTPUT AMPLIFIER A5	SWITCHING LOGIC B A6	INTERFACE A7	P28	P28	P27	P28								J22	J23	J24	REMARKS
1	-12V	P28(4)	9, K										4											From Main Frame
2	-12V	P28(12)	20, X										12											
3	-5V	P28(2, 10)	12, N										2, 10											Also on Pin A1 (14) thru 100
4	GRD	P28(1, 9, 8, 16)	17, U 19, W			17, U							1, 9, 8, 16											From Main Frame
5	+19.5V	P28(6)						11, M					6											From Memory Regulator
6	-19.5V	P28(14)		8									14											
7	INPUT A	A8P1	J1																					From J1 thru A8
8	INPUT B	A9P1	J2																					From J2 thru A9
9	"A" POLARITY	S3	5																					
10	"B" POLARITY	S10	10																					
11	DC BAL A	R3	18																					
12	DC BAL B	R5	13																					
13	A-B/ALT	S7	4																					
14	CHAN "A" INPUT AMPL	A4(10)	8		10																			
15	OUTPUT	A1(1)	1																					
16	SWAVE	P25(3)	18						2															From LPI Line 80
17	START (T0)	P25(18)	3						15															From LPI Line 166
18	STOP (T12)	P25(44)	4																					From LPI Line 59
19	VERTICAL DAC	P28(47)	11						47															From Mem Line 23 thru J23
20	BASELINE ADV	R6	13																					
21	DC BAL A-B	R4	10																					
22	-REF	A2(7)	7																					To R4 & R6
23	-REF	A2(8)	8																					To R6 A-B Balance
24	NOISE SIGNAL	A2(23)	22, 22		3					25														To Rear Panel J6
25	SAMPLED SIGNAL	A2(6)	6		2																			
26	DATA SIGNAL	A2(14)	14		1																			
27	START ADC	P25(18)	13		13				19												6	34		From LPI Line 73
28	TBB1	P25(7)	2						7													32		From LPI Line 33
29	TBB2	P25(8)	3						8													33		From LPI Line 34
30	RESET ADC	P25(20)	14						20													35		From LPI Line 117

Table 4-2. Wiring Lists (Cont'd)

PART G 5485A (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	INPUT AMPLIFIER A1	SAMPLE AND HOLD 13	ADC A3	SWITCHING LOGIC A4	OUTPUT AMPLIFIER A5	SWITCHING LOGIC B 15	INTERFACE A7	P26	P28	P27	P29	J16									REMARKS
31	RAMP FIN	A3(16)		16		16																	
32	COUNT DN ENABLE	A3(21)		21		21																	MFL 191 LPI 210
33	COUNT UP ENABLE	A3(18)		18		R																	To MFL Line 189
34	7 BITS	A3(1)		1		10																	To LPI Line 179
35	9 BITS	A3(6)		6		11																	To LPI Line 180
36	SAARI	P27(43)		S																			From Memory Line 123
37	SBARI	P27(22)		R																			From Memory Line 122
38	SBAR0	P27(42)		15																			From Memory Line 124
39	SAAR0	P27(21)		14																			From Memory Line 125
40	CHANNEL COMMAND	P27(18)		T																			From EXT Source
41	ARO	P26(14)		E																			From MFL Line 193
42	ARI	P26(39)		F																			From MFL Line 194
43	HIT TO GRAM	P25(37)		U		4																	From EXT Data J12(24)
44	SET IN MP	P25(11)		M																			From LPI Line 117
45	SET VERT	P25(10)		L																			From LPI Line 121
46	L DISPLAY	P25(5)		J																			From LPI Line 139
47	A OFF	S1AF (1-1/2)		13																			From "A" Display SW
48	"A" DATA SIGNAL	S1AF (5-1/2)																					
49	DA	S2CF(2)		5																			From "A" Mem Select
50	CA	S2CF(1)		8																			
51	BA	S2BF(2)		7																			
52	AA	S2AF(1)		8																			
53	EA	S2DF(7)		22																			From "A" Mem Select (O'lan)
54	"B" OFF	S4AF (1-1/2)		11																			From "B" Display SW
55	"B" DATA SIGNAL	S4AF (5-1/2)		16																			
56	DB	S5CF(2)		1																			From "B" Mem Select
57	CB	S5CF(1)		2																			
58	BB	S5BF(2)		3																			
59	AB	S5AF(1)		4																			
60	EB	S5DF(7)		Z																			From "B" Mem Select (O'lan)

Table 4-2. Wiring Lists (Cont'd)

PART G 5485A (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	INPUT AMPLIFIER A1	SAMPLE AND HOLD 13	ADC A3	SWITCHING LOGIC A4	OUTPUT AMPLIFIER A5	SWITCHING LOGIC B 15	INTERFACE A7	P26	P28	P27	P29	J16									REMARKS
61	CHAN OK	A4(H)			H																		To LPI Line 137
62	DISPLAY DEFEAT	A4(21)		21																			To LPI Line 162
63	MAARI	A4(A)		A																			To Memory Line 133
64	MBARI	A4(B)		B																			To Memory Line 132
65	MBAR0	A4(C)		C																			To Memory Line 130
66	MAAR0	A4(D)		D																			To Memory Line 131
67	OVERLAY	A4(16)		16	16																		
68	SEG	A4(17)		17	6																		
69	A DISP	A4(P)		P	13																		
70	"A" NOISE SIGNAL	S1AF (7-1/2)		A																			From "A" Display SW
71	"A" INPUT SIGNAL	S1AF (3-1/2)		B																			
72	"B" NOISE SIGNAL	S4AF (7-1/2)		D																			From "B" Display SW
73	"B" INPUT SIGNAL	S4AF (3-1/2)		E																			
74	VERNIER	A8R309		H																			
75	"A" POSITION	R1		I																			
76	"B" POSITION	R2		J																			
77	VERT DE- FLECTION	A5(18)		18																			To Disp Sect. & Vert Scope Out
78	C.S. AT- TACHED	P27(19)		15, S	14																		From Ext Source
79	10 MHZ CLOCK	P25(41)		V																			From LPI Line 43
80	TIME HIS- TOGRAM	S8		3																			
81	FREQ HIS- TOGRAM	S8		1																			
82	L STOP	P25(40)		6																			From LPI Line 153
83	ADCFIN ENABLE COUNT UP A	A6(22)		22																			To LPI Line 103
84	TRIG REF	A6(15)		15																			To MFL Line 21
85	TIME REF	A6(S)		S																			To LPI Line 159
86	TIME REF	A6(T)		T																			
87	VARIANCE OUTPUT	A6(Y)		Y																			To LPI Line 160
88	HORIZ DAC	P28(44)		10																			To J32 (Rear) Variance Out
89	RESET	P28(14)		2																			From Mem Line 42.20 Rear Panel J8
90	TBI	P28(14)		14																			From LPI Line 38