SIGNAL ANALYZER SYSTEM VOL. I PART NO. 05480-90012 (MANUAL)

Figure 4-6. Test Points Multichannel Scaling (MCS) Program

LOC INDIRECT

A3A2(9) A7(F) 5

A3A2(IO) A7(J)至

A3A2(12) A7(H) # _

A3A2(14) ATIE) T

A3A2(I3) AI2(P)_

A3A2(16) *A5(111)*

· A3A7(19) A12(19)_

A3A9(7)

(8) PAEA

(e)eaea

(OI) CAEA

(SI) EAEA

A3A9(II) A6(8)_

ABA9(P) AIOIR)_

A3A9(U) *∆6(F)* ±

48(U)_[

ABA2(J)

(II)SAEA

CLOSED LOOP ABA2(8) AS(B) E

NAME

SHIFT RIGHT

OPEN LOOP

COUNT

SHIFT IN

CLEAR

CI9SI8

SHIFT LEFT

COUNT UP

SHIFT, 6LOCK

COUNT DOWN A3A2(17)

PAR -- PAR+2 A3A9(6)

PAR - PAR+4

SHIFT RIGHT

DAR - PAR .

COUNT PAR

DAR ← DAR + I

CLEAR PAR

SYNC ON MCS

SHIFT

SHIFT IN

COUNT UP PULSES WILL APPEAR AT MCS INPUT RATE FROM 2.6 MS OF ONE MCS PROGRAM TO 0.2 MS OF THE NEXT MCS PROGRAM

MCS SAWTOOTH (TRI, EVERY OTHER PROCESS) ON 5480A MODELS BELOW 928-00176

MCS TRIANGULAR ONLY ON 5480A MODELS BELOW 928-00176

A2A9B(I) ATMI.

A IF 1000 PAR 1007

(Cont'd)

Low is displaying High if processing High; pulse at T34 if displaying and address register is 1000 or greater.

High; pulse at T34 if address reg. is at 1000 or more. Always high Always high

Always high

Signal

5486B: Pulse at. T94; 5486A: Pulse at T90

Low; goes high at T40 High if PRESAMPLE high Will go low at T40 after PRESAMPLE goes loy

Always high
High; pulse at T90 if address register is being reset
from 1023 to 9.
High; 5480A/5486A only: Pulse at T4 if SAWTOOTH/
TRIANGLE is set to TRIANGLE. 5480A/5486A only:
Pulse at T16 is processing and address is between
1000 and 1023 and SAWTOOTH/TRIANGLE is set to

TRIANGLE. Always high

Figure 4-6. Test Points Multichannel Scaling (MCS) Program (Cont'd)

LOCATION

A9(C) A9(E)

A9(F)

A9(H) A9(M)

·A9(U)

A9(V)

A9(W)

A9(X)

A9(¥)

A10(C)

A10(D)

A10(E)

A10(9)

A10(10)

A10(11)

A10(12)

A10(N) A10(13)

A10(16)

A10(R)

A10(U)

A13(B)

A13(C) A13(5)

A13(E)

A13(F)

A13(H)

A13(J)

A13(P)

A13(16)

A13(W) A13(20)

Always high Always high

Always low

Always high

Always high

Always high

Always high

Always high

Pulse at T90

Always high

Always high

Pulse at T98

Pulse at T98

Always high

Pulse at T98

Always high

Pulse at T98

Pulse at T12

Always high

Always low

High; pulse at T16 if: 1) Address reg. is between 1000 and 1023 and 2) 5480 is displaying and 3) PROCESS START is lighted.

Section IV

A7(B) Pulse at T16 A7(C) A7(D) A7(E) A7(F) A7(H) A7(J) Pulse at T4 Always high

5486A/B Signals, MCS Program:

Always high Always low

Always low

Always high

Always high

Always high

Always high Pulse at TØ

Pulse at T80

Always high

Always low Always high

Always high

Always high

Pulse at T4

Always high

Pulse at T2

Pulse at T4

Always high

Always high

Pulse at T12 Pulse at T12

Pulse at T2

Always high

Pulse at T90

Pulse at TØ if processing

Signal

5480A: May be pulses occurring from T26 of one MCS

program to T2 of succeeding MCS program

LOCATION

A5(2), A5(3) A5(L)

A5(M)

A5(N)

A5(P) A5(R)

A6(B)

A6(C)

A6(D)

A6(F)

A6(H) A6(J)

A6(K)

A6(20)

A7(B)

A7(C)

A7(D) A7(E)

A7(F)

A7(H) A7(J)

A7(K) A7(L) A7(M)

A7(N)

A7(5486A only)

A7(5486B only) .

Pulse at T14 Pulse at T4 Always high

Always high A7(K) Pulse at T4 A7(L) A7(M) Pulse at T4

Pulse at T14 A7(N) Always high

÷.

Table 4-2. Wiring Lists

DESCRIPTION

The wiring lists in this table enable you to locate any signal in a 5480A/B system and follow its path throughout the system.

The table is divided into several parts, as listed below.

 $\underline{PART\ A}$ is a signal dictionary, listing all signals in alphabetical order by name, and providing the following information about each signal:

- 1. What it does
- 2. What units of a 5480A/B system have this signal, e.g., what other sections of the list provide additional wiring information about the signal path.

PARTS B THROUGH J provide wiring lists for each section of the 5480A/B and for each plug-in. Each of these lists is independent of the other lists (except for cross-reference information in the "REMARKS" column) and provides the following information about each signal:

- 1. The source of the signal for the given unit or section; note that this is not necessarily the the original source for that signal, and you may be referred to another list to find the primary source.
- 2. All places in the given section or unit where the signal is connected (including, in some cases, board connector pins used as tie points).
- 3. Cross-reference information for signals that are in more than one list.

The wiring lists in this table can be used with the wiring diagrams that follow the table. The chart below provides cross-reference information for you.

Wiring list Part	and Wiring Diagram of Figure	Are for 5480A/B Section or unit listed below
В , ,	4-7	Display Section (A1)
С	4-8.	Memory Section (A2)
D	4-9	Main Frame Logic Section (A3)
E	4-10	Light Driver and Flip-Flop (A4) and Power Supply (A5) Sections
F .	none	Connectors
G	4-11	5485A
Н	4-12	5486A/B
I	4-13 .	5487A
J ·	4-14	5488A

ABBREVIATIONS.

 $\frac{API}{\sqrt{B}}$ = Analog Plug-In unit, which is a unit that plugs into the right-hand compartment of the 5480A/B. Current Analog Plug-In Units are: 5485A, 5487A, 5488A.

LD & FF = Light Driver and Flip-Flop, Section A4 of the 5480A/B

<u>LPI</u> = Logic Plug-In unit, which is a unit that plugs into the left-hand compartment of the 5480A/B. The 5486B unit should be used with the 5480A main frame, and the 5486A used with the 5480A main frame.

Table 4-2. Wiring Lists (Cont'd)

MEM = Memory section of 5480A/B

MFL = Main Frame Logic section of 5480A/B

CONNECTORS (REFERENCE DESIGNATIONS)

Connecting jacks (inter-connecting or interfacing) are numbered as follows:

- P/J21 Power connection between 5480A/B and LPI
- P/J22 Logic connection between 5480A/B and LPI
- P/J23 Connections between LPI and 5480A/B rear-panel connectors
- P/J24 Connections between LPI and API via 5480A/B (and P/J25)
- P/J25 Connections between API and LPI via 5480A/B (and P/J24)
- P/J26 Connections between API and 5480A/B rear-panel connectors, sections A2 and A3, and LPI
- P/J27 Connections between API and 5480A rear-panel connectors
- P/J28 Power connection between 5480A/B and API
- P/J1 Connections between Memory (A2) and Main Frame Logic (A3) sections
- P/J2 Connections between Memory section (A2) and 5480A/B rear-panel connectors
- P/J3 Power connections to/from Memory Section

HOW TO USE THE WIRING LISTS

Suppose you want to know everything about the CYCLE signal.

- 1. Referring to the alphabetical listing in PART A, you will learn that:
 - a. There are two CYCLE signals, one from an external source, and one from an internal source.
 - b. The external signal source is listed only in the wiring list for 5480A/B Section 2, at line 38.
 - c. The internal signal source is listed in 5480A/B Section 2, line 37, and 5486A/B, line 119.
- 2. Refer now to the 5480A/B Wiring List (Parts B through E)
- a. The LINE column is used only to provide a means for signal referencing
- b. Find LINE 37 of 5480A/B Memory Section A2 (Part C)
- c. SIGNAL NAME is listed as CYCLE
- d. SIGNAL SOURCE is listed as P2(20), which translates to pin 20 of connector P2. This is the signal source for this section.
- e. The only place this signal is connected in the Memory Section is to board A13(6)
- f. Connectors P2/J2(20) rout this signal to the memory deck from J23(20), and we are referred to the 5486A/B wiring list, LINE 119.
- g. Find LINE 119 of the 5486A/B wiring list (Part H)
- h. The SIGNAL NAME is still listed as CYCLE
- i. The SIGNAL SOURCE is listed as A7(D), which means that in the 5486A/B, this is the source.
- j. Moving across LINE 119, you will see that the only place this signal appears is at A7(D) and P23(20).

Table 4-2. Wiring Lists (Cont'd)

- 3. Summarizing what you learned about the CYCLE signal in Step 2,
 - a. There are two CYCLE inputs to the 5480A/B Memory Section, one from an external source, and the other from the Logic Plug-in. The CYCLE signal causes the memory to perform a READ-WRITE cycle so memory contents are retained.
 - b. The internal CYCLE signal originates at 5486A/B A7(D) and is routed through P/J23(20) and J2/A2P2(20) to A2A13(6) in the 5480A/B Memory Section. This signal is connected to no other points.

PART A - SIGNAL DICTIONARY

	- Y					•		_		•
signal name	DESCRIPTION	5	480A/B	SECTIO	N AND	LINE ,	3 A	5486A/B	4	J.A.
	S DESCRIPTION	A1	A2	A3	A4	A5.	5485A	5486	5487A	5488A
AA	Quarter Select Sw True in quarter 1, first half				_	· · · ·	52			52
AB	Quarter Select Sw True in quarter 2, first half					,	59			59
A+B/ALT A DATA SIGNAL A DISP A GAIN				,	S .	4,4	13 48 69	r [*]	70	48 69
"A" input signal "A" noise signal A OFF (A On/OFF)				•		<u></u>	71 70 47		47	71 70 47
"A" Polarity "A" Position "A" Vernier					3*		9 75 74			9 75 74
AC18	Accumulator Bit 18 Control			96				196	1	
AC Ø AC 1	Accumulator Bit 0 Accumulator Bit 1		52 53	97 98		. •				
AC 2	Accumulator Bit 2	1	54	99		٠. ١				
AC 3 AC 4	Accumulator Bit 3	- 1	55	100	J	,				-
AC 5	Accumulator Bit 4 Accumulator Bit 5		56	101				,	٠	
AC 6	Accumulator Bit 6		57 58	102						
AC 7	Accumulator Bit 7		59	103 104						
AC 8	Accumulator Bit 8		60	105						
AC 9	Accumulator Bit 9		61	106	,			·		
AC 10	Accumulator Bit 10		62	107.				34.	,	3
AC 11 · · · AC 12	Accumulator Bit 11		63	108				-		•
AC 12 AC 13	Accumulator Bit 12 Accumulator Bit 13		64	109				Ī		•
AC 14	Accumulator Bit 14		65 66	110						•
AC 15	Accumulator Bit 15	.]	67	111 112				·		
AC 16	Accumulator Bit 16		68	113			`	f		
AC 17	Accumulator Bit 17	1	69	114	,		ı			
			F			٠.	i			1 1 1 1 1 1 1
AC 18 .	Accumulator Bit 18	•	70	115		į		· .		
AC 18 AC 19	Accumulator Bit 18 Accumulator Bit 19		71	116						
AC 18 AC 19 AC 2Ø	Accumulator Bit 18 Accumulator Bit 19 Accumulator Bit 20		71 72	116 117			.			
AC 18 AC 19 AC 2Ø AC 21	Accumulator Bit 18 Accumulator Bit 19 Accumulator Bit 20 Accumulator Bit 21		71 72 73	116 117 118	·					,
AC 18 AC 19 AC 2Ø	Accumulator Bit 18 Accumulator Bit 19 Accumulator Bit 20		71 72	116 117				,		

PART A (Cont'd)

. Table 4-2. Wiring Lists (Cont'd)

	PART A (Cont'd)	. Table 4-	2. Wiri	ng Lists	(Cont'd	<u> </u>					
	signal name.	DESCRIPTION	548	0A/B SE	CTION	AND LI	NE	o 5A	5486A/B	4 <i>1</i>	8 <i>A</i> .
			'A1	·A2	- A3	A4	A5	5485A	548	5487A	5488A
	AC'Ø	Accumulator Bit 0, True = 0			121			. 12			. (
	AC·3	Accumulator Bit 3, True = 0			122				•		
	AC 4	Accumulator Bit 4, True = 0			123	,	·				
	AC 7	Accumulator Bit 7, True = 0			124		- ,		ş	,	
	AC 8	Accumulator Bit 8, True = 0			125			, r			
200	AC 12	Accumulator Bit 11, True = 0 Accumulator Bit 12,	-		126 127		:	1.4			,
	AC 15	True = 0 Accumulator Bit 15,	. ». :		128	, e	*		•		
	AC 16	True = 0 Accumulator Bit 16,	ė t		129					. •	
	AC 19	True = 0 Accumulator Bit 19,			130		•				
	AC 20	True = 0 Accumulator Bit 20 True = 0			131	· ·					, ,
	AC 23	Accumuzator Bit 23 True = 0	·		132		•				
į	AC TO HOLD	Grounded			165		•		÷		
	ADC FIN	Analog-to-Digital Converter finished True = 1			4				104		•
	ADC FIN	Analog-to-Digital Converter finished True = 0	•					84	103	84	84
	ADVANCE DAR+1	Advance display address by one	:		181,				165		-
	ADVANCE PAR+4	Advance process address register by 4 (not used at present)			184						
	ADVANCE PAR+4.	Advance process address register by 4 (ext source)			216			·		j	
	ADVANCE PAR 3	Advance process address by 3				-			164	,	
	ADVANCE PAR+2	Advance process address register by 2 (not used at present)			183			، وم			16 16 16 16 16 16 16 16 16 16 16 16 16 1
	ADVANCE PAR+2	Advance process address by 2 (from ext source)	•	. '	217				•		,
	ADVANCE PAR 2	Advance process address register 2			-				101		
	ADVANCE PAR+1	Advance process address register by 1		j.	185 .	, ,	•	•	205	2	
				l <u> </u>	<u> </u>	L		!			<u> </u>

PART A (Cont'd) Table 4-2. Wiring Lists (Cont'd) 5480A/B SECTION AND LINE 5486A/B SIGNAL NAME DESCRIPȚION **A5** A4 A1 **A2 A3** Advance process address by one (from ext source) ADVANCE PAR+1 186 ADV PAR 1 95 Advance process address register 1 ADVANCE PAR -1 187 206 ADVANCE PAR -1 +5 188 ALLOW STATE 115 AR Ø 41 193 41 Process address 10 register or display address register bit 0 'AR 1 194 42 42 42 Process address 11. register or display address register bit 1 AR 2 Process address 12 195 register or display address register bit 2 AR 3 Process address 13 196 register or display address register bit 3 AR 4 Process address 14 197 register or display address register bit 4 AR 5 15 198 Process address register or display address register bit 5 AR 6 199 Process address 16 register or display address register bit 6 Process address register or display address register bit 7 AR 7 17 200 AR 8 18 Process address 201 register or display address register bit 8 202 AR 9 Process address 19 register or display address register bit 9 83 Average mode AVE 55 "B"-DATA Disp. Sw. Mem. "B" 55 on data "B" GAIN 72 Disp. Sw. "B" Channel 73 "B" INPUT SIGNAL 73 on input 102 BIT NO. 1 103 BIT NO. 2 104 105 BIT NO. 3

								'L'E'C	oubles	hootin	g
PART A (Cont'd)	Table 4-2	: Wiri	ng Lists	(Cont'd)						
signal name	· Description	548	00A/B S	ection	AND L	INE	A	A/B	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	A	
DIGNALI NAME	DESCRIPTION .	A1	A2	A3	A4	A5	5485A	5486A/B	5487A	5488A	
"B" NOISE SIGNAL "B" ON/OFF "B" OFF	Display Sw. "B" Channel on noise Display Sw "B"						72 54	•	48	72 ₃	
"B" POLARITY "B" POSITION	Channel on "Off" B Channel + or - Sw. Setting Pot Adjust						10		73		
"B" VERNIER BASELINE ADJ BA BB	Pot Adjust Pot Adjust Switch Setting Switch Setting						76 20 51 58		20	77 76 20 51 58	
CA	Switch Setting '						50			50	
CALIBRATOR	Internal 1V square wave signal (to CAL out jack	20	ů.								
CAL ZERO	Level from calibrate switch (GND level in zero position)		22				,				
CAL FULL	Level from calibrate switch (GND when switch in full)		21		£						
CAR Ø	Lines to horiz. hold reg. after MPX with DAR-to-PAR and EXT Commands	:	27		. ,						
CAR 1 CAR 2 CAR 3			28 29 30	-							
CB "C" GAIN	Switch Setting						57	j.		57	
CHAN "A"	Tells input amp to look at Channel A input		•		-		14		74	14	
CHAN A	(Not used)		,		·		•	14	•		ľ
COMMAND	Ext source to control what channels the ADR will be looking at	,	,				40		40	40	
CHAN OK	Determines if front panel switches are set for correct						61	137	. 61	61	
	channel to process data										
CLAC 19 - SET AC 18	Clear accumulator bit 19, set accumu- lator bit 18			215	·			192	*		
CLEAR	Reset for time base (TB ₁ , TB ₂) MBBL	•						32			
	•				I 64	1	i l			I	1

CLEAR 1

Clear accumulator

BIT NO. 4

02850-1

O

		•		1				•	-"			
	PART A (Cont'd)	Table 4-	2. Wir	ing List	s (Cont'	d)	٠		•			. '
بال الم							4					
	SIGNAL NAME	DESCRIPTION	54	80A/B 8	SECTIO	N AND	LINE	 ≰:	\ \ \ B	<4.1	<4	
	A DIGITAL HAMAIN	DESCRIPTIO _L y.	A1	A2	Λ2	Aª	A5	5485A	5486A/B	5487A	5488A	Ì
i"			N.	F32	Å3	Ma	AS	rç.	, ćù	ιç	, <u>r</u> ç	
	CLEAR 1	Clear accumulator		, "	.12				120			
	. 0	when in display.					,				, ; ,	
	." •	Prepare, 4 begin, or 4 end.			7							
	CLEAR 2	Clear accumulator			34			υ				
,	CLEAR ACCUM	From pushbutton				1	•					
		switches (front panel) 0V when both		ಾ					,			
		pushed in						•1		,	,	-
	CLEAR DAR A	Clear display address		✓ .	154		,		207			
	d .	register (low when T16, PSD1, EN PAR		,,						•		
		to hold reg, start lights are high						`		•		!
	CLEAR DAR B	Clear display address		,	167					,		ı
ı	•	register (A3A10-12) occurs same time as			•			1.	,	•		ı
		clear DAR A		,								•
	CLEAR HORIZ . HOLD .	Clear horizontal hold register		127		<u>.</u>			•	į.		
	CLEAR HOLD	Clear hold register							99	•	,	
1		containing shift information		-		!	,		2.0			
	CLEAR PAR,A	Clear process			153	·	,		109	•		1
	•	address register A (from logic plug-in)		_		3		į			,	
İ	CLEAR PAR A	Clear process	3		214		4.5 	, 7	`			
		address register A (from external					, ,	-		٠.		
	·	source)			•			:	,			
	CLEAR PAR B	Clear process address register,	15		166	ĺ		واسر		•	. [
ŀ		occurs same time		/				,_		•		
ł	CLOCK 1	clear PAR A Clocks into buffer		. (·	<i>i</i>	ļ		·	•	
1	CLOCK 1	storage for		31		15	,	,		•		
ľ	•	· horizontal DAC (first 4 bits)	. :	.						•	,	
ı	CLOCK 2	Clocks information	•	32		,		.				
		into buffer storage of 4 DAC (bits 4-9)	ب	3			``				¥	
1.	CLOSED LCOP	(Not used - closes		-	33			-	!		• /	
		loop in accumulator so information will	,	· · ·		·		*	·			
		not be lost during	* 0	`		e.			,			•
4	"C" ON/OFF	shifting)		ur .			•	' <u> </u>	, j	49	,	
	CORRELATION			,						20	9	•
	COUNT	Control line to all ac- cumulators to enable the	•		28	`			· .	·		
		accumulators to count.			.		.		ſ			

9	PART A (Cont'd)	Table 4-	2. Wiri	ng Lists	(Cont'd)	•		. '		· · ·		· -
	CANALLY WAY Some		548	30A/B SE	CTION	AND LI	ne Ne	۱۰ ۰٫۰ ا	1/B	بر بہ	. ent	
	SIGNAL NAME	DESCRIPTION .	A1	A2	А3	A4	A5	5485A	5486A/B	.5487A	548 <u>8</u> À	
	COUNT DN A	Count down in accumulators			24				1			
***************************************	COUNT DN B	(from EXT source) Count down in high speed accumulator			>⇒ '`37	• •		*,•	, .			
*	COUNT DN C	Count down carry line from high speed accumulator board	-		39			,		•.	•	
·	COUNT DN D	"Count down carry line from second decade accumulator			41						9	
-	COUNT DN E	Count down carry from third decade counter		**************************************	43	١.,	9				1	
•	COUNT DN ENABLE/GD DN 20 MHz PAR	Allows Sumulator to count down (from logic plug-in)	•		. 22, 191	1.	•	' 32	210	32	32	
	COUNT DN F	Count down carry from fourth decade of accumulator		,	45	<u>}</u>	, ,		, , , , , , , , , , , , , , , , , , ,	,		
	COUNT DN G	Count down carry ` from fifth decade ' of accumulator	•	À	47		4 0.					•
	COUNT DN , PAR A	Carry down from process address register	11	1	207		· 4		•			
	COUNT DN PAR B	Carry line from process address register			211 ;		٤١	•	P.		,	
	COUNT DN 'PAR C	Carry down from process address register	•	'	213				199 (A only)		1	
	COUNT PAR	To enable process address register to count		•	159			•		· , ,	. •	v
,	COUNT UP A	Enables first accumulator to count			20		,		100			
	COUNT UP B	Enables count for high speed accumulator	sji v v	•	36		•	•	,			
	COUNT UP C	Carry from accumu- lator to next lower one to enable count	1. No.	<i>(</i> ;a	``38 			, •	, .			
	COUNT UP D	Enables count in accumulator (carry)	1	" 	40		, D	e *	•		•	<i>b</i> • v
		decade)	:					40	,		• •	

Table 4-2. Wiring Lists (Cont'd)

PART A (Cont d)	Table 4-	z. wiring	Pipe	(Cont a	<i>,</i>					
		5480	A/B SI	EÇTION	AND 1	LINE		/B		, .
SIGNAL NAME	DESCRIPTION			<u> </u>		· A ,	5485A	5486A/B	5487A	5488A
,		A1	A2	' A3	_A4	A 5	548	548	548	548
			~				, *		a.	
COUNT UP E	Enable count in			42			, •			0
	accumulator (carry from previous	16			Q					1
	accumulator)			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	. ,					
COUNT UP F	Enable count in accumulator (carry,			44					- 84	
**	line from	.				•				
•	previous stage)	ه .	ν,	Đ.			• •			
COUNT UP G	Enables count in accumulator (carry			46		* .				
	from previous]			•					
	stage)					,			(,	
COUNT UP DAR A	To enable count up in display address			203			·		•	-
	register		. ,				,			
COUNT UP DAR B	Count up by one in			204						.
	display register		*		••	. ا				
COUNT UP ENABLE/GATED	Gate 20 MHz to PAR to count			16, "189			33	211	33	33
UP 20 MHz PAR/				-33	1 "	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	•	' -		
GD UP 20 MHz DAR	C			1010				e		
COUNT UP PAR B	Carry up line from process address			210		Ž				
3	register	4				٠.	. 7		•	ræ.
COUNT UP PAR C	Carry up line from process address	,		212			` `	10		
	register ×	•				•	•			
COUNT UP PAR A	Carry up line from			206					٠	· *
	process address register		•			/	•		-	
"C" POSITION CS ATTACHED	(Not used)		, ,	3				75 107	i.	.
°CS ATTACHED	From EXT source -		, na			*.	79	(A only	79	79
	Not used			•		1000	,			
CYCLE	To enable memory	:	37	,				119	. *	
CYCLE	cycle (read-write) From EXT source to	•	38		e* _					
CICLE	control memory	•	30			\		\$ ~		
	cycle time	7	-	•	:		4			
D1 DISP MULT					•		,		11	
D2 DISP MULT				•					12	
DA				,	•	,	49			49
DAR TO HOLD	Enables word in dis-	• •		164					•	
	play address reg. to be held in hold reg.	* .	, .e.,		,		,		.	
DAR TO PAR	Enables line to trans-			162	(•			-	
	fer display reg. con-		٠, .	#				·	 	
74.7	tents into process reg.	· ·		35			,	, "		
							L	<u> </u>	<u></u>	

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

DB	V1875 26 2 21 2 76 62 6
DATA SIGNAL - Signal from memory to output amp. - Switch Setting - Pot Adjust - P	26 2 21 2 76 62 6
DB	21 2 76 62 6
DB DC BAL DC BAL A DC BAL B "D" GAIN DISPLAY DISPLAY DISPLAY DEFEAT DISPLAY LAMP DR. DISPLAY PBH DISPLAY PBM DISP SW DATA DISP SW NOISE "D" ON/OFF "D" POSITION EA Switch Setting - Pot Adjust - Pot Adjust - Pot Adjust - Pot Adjust 11 12 81 81 62 162 162 162 162	21 2 76 62 6
DC BAL DC BAL A DC BAL B	21 2 76 62 6
DC BAL A DC BAL B "D" GAIN DISPLAY - Line from program selector board to enable 5480A/B to display a point - Blanks CRT - From transistor driver to light display mode display mode - Enables display rout From display sw.btn. DISPLAY PBH DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA Switch Setting EB Switch Setting (From EXT source) control line to enable 20 MHz - Pot Adjust	76 62 61 53
DC BAL B "D" GAIN DISPLAY - Line from program selector board to enable 5480A/B to display a point - Blanks CRT - From transistor driver to light display mode - Enables display rout From display sw.btn. DISPLAY PBH DISP SW DATA DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA Switch Setting EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	62 6 51 53
DISPLAY - Line from program selector board to enable 5480A/B to display a point - Blanks CRT - From transistor driver to light display light during display mode - Enables display rout. - From display sw.btn. - From display sw.btn. EA EA Switch Setting EN CDN 20 MHz - Line from program selector board to enable 20 MHz clock - to	62 6 51 53
Selector board to enable 5480A/B to display a point DISPLAY DEFEAT DISPLAY LAMP DR. - Blanks CRT - From transistor driver to light display mode - Enables display rout From display sw. btn. DISPLAY PBH DISP SW DATA DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA Switch Setting EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	51 53
DISPLAY DEFEAT DISPLAY LAMP DR. DISPLAY PBH DISPLAY PBM DISP LAY PBM DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA Switch Setting EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	51 53
DISPLAY DEFEAT DISPLAY LAMP DR. Blanks CRT From transistor driver to light display mode DISPLAY PBH DISPLAY PBM DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA Switch Setting EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	51 53
DISPLAY DEFEAT DISPLAY LAMP DR. - From transistor driver to light display mode DISPLAY PBH DISPLAY PBM DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA EN CDN 20 MHz - From EXT source) control line to enable 20 MHz clock - to	51 53
driver to light display light during display mode Enables display rout. From display sw.btn. EA EM Switch Setting EN CDN 20 MHz Griver to light display light during display mode Enables display rout. From display sw.btn. 21 21 21 151 151 EN Switch Setting Switch Setting Control line to enable 20 MHz clock - to	51 53
DISPLAY PBH display mode - Enables display rout From display sw. otn. DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	53
DISPLAY PBH DISPLAY PBM DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	53
DISPLAY PBH DISPLAY PBM DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	53
DISPLAY PBM DISP SW DATA DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	53
DISP SW INPUT DISP SW NOISE "D" ON/OFF "D" POSITION EA Switch Setting EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	53
DISP SW NOISE "D" ON/OFF "D" POSITION EA Switch Setting EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	
"D" ON/OFF "D" POSITION EA Switch Setting EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	52
EA Switch Setting EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	I
EA Switch Setting EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	50
EA Switch Setting EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	77
EB Switch Setting EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	5
EN CDN 20 MHz (From EXT source) control line to enable 20 MHz clock - to	
control line to enable 20 MHz clock - to	6
20 MHz clock - to	
	1
count down lines	
ENABLE-AC Enable accumulator TO HOLD contents to the	
hold register	
ENABLE COUNT Control line from 4 EXT source to	
enable count in	
accumulators	
ENABLE COUNT Enable count in 125	.
accumulator for all	
functions (SUM -	
AUG - MCS H BEG,	\`
END, PREP)	
ENABLE COUNT From EXT source to 25	
DN 4 enable accumulator	,
to count down	
ENABLE COUNT Lenable process 142	1
PAR address register	- 1
to count	
ENABLE COUNT Enables accumulators 21 85 8	
UP A to count up	85 8
	85 8
	85 8
	85 8

PART A (Cont'd)	Table 4-	2. Wiri	ng Lists	(Cont'	d)		•			٠
SIGNAL NAME	, DEGGE TO THE COLUMN	548	0A/B S	ECTION	AND 1	LINE .	-	V/B		
SIGNAL NAME	DESCRIPTION	A1	A2	A3	A4	A5	5485A	5486A/B	5487A	5488A
ENABLE DAR TO HOLD	Enables display register contents to transfer to hold register	•		151	٠			204		-
ENABLE DAR TO PAR	Enables display register contents to transfer to process register	,		148						
ENABLE DAR TO PAR	From EXT source to enable display register contents to transfer to process register			149	* .	*				
ENABLE EXT TB ENABLE OPEN	Enable line to allow an external time base (Not used)			26				42	,	
LOOP ENABLE OPEN LOOP	From EXT source to accumulator control board			27						
ENABLE PAR TO HOLD	From EXT source to transfer contents of process register to hold register			192	-	,		·		
ENABLE PAR TO HOLD	Enable process register contents to transfer to hold register	•		15Ø	•			197		
ENABLE 20 MHz/ SW HIST	Enable 20 MHz clock for counting in histogram mode			18			43	150	43	43
ENCLOSED·LOOP/ EN COUNT PAR				11, 143	,			108	·	
ENCUP 20 MHz	Enable count up (20 MHz clock) from EXT source		•	17		•			•	÷
ENSHIFT IN	(Not used)	_ [9						
ENSHIFT IN	From EXT source		•	10				,		
ENSHIFT IN PAR	From EXT source to enable shifting in process address register			146	-					
ENSHIFT IN PAR	(Not used)			147						
ENSHIFT LEFT	Enables accumulators to shift left		9	5				124		
enshift left	From EXT source		•	6						
		1			1	1	ļ.		· I	

PART A (Cont'd)	Table 4-2	. Wiri	ing List	s (Cont'	d)	i i	•				
SIGNAL NAME	DESCRIPTION	54	80A/B S	ECTIO	N AND I	LINE		//В			
SIGNAL NAME	DESCRIPTION	A 1	A2	A 3	A4	A 5	5485A	5486A/B	5487A	5488A	
ENSHIFT RIGHT	Enables accumulators to shift right	,		. 7			I	123		•	
ENSHIFT RIGHT	From EXT source			8							
ENSHIFT RT PAR	From EXT source			144					t "		
ENSHIFT RT PAR	(Not used)		. * .	145					a'		, m.
EXT AC Ø	EXT bit to accumulator			72							
EXT AC 1	(Input) EXT accumu- lator bit		1	73	,						
EXT AC 2	(Input) EXT accumu- lator bit			. 74	-19		•			•	
EXT AC 3	(Input) EXT accumu- lator bit			75							
EXT AC 4	(Input) EXT accumu- lator bit			76	· ::	· ·	Si				,
EXT AC 5	(Input) EXT accumu- lator bit	***	, 1	77	•	. · · · · · · · · · · · · · · · · · · ·	,3	1			₽. ` ↑ .,
EXT AC 6	(Input) EXT accumu- lator bit		, · ·	78							ų.
EXT AC 7	(Input) EXT accumu- lator bit			79	•		. 1	100	• ′		: :
EXT AC 8	(Input) EXT accumu- lator bit			80	•	• 1		•			
EXT AC 9	(Input) EXT accumu- lator bit		•	81	N	•	•	<u> </u>			
EXT AC 1Ø	(Input) EXT accumu- lator bit	•		82						1.	
EXT AC 11	(Input) EXT accumu- lator bit			'83		•					; 'ás
EXT AC 12	(Input) EXT accumu- lator bit		*	84		4		\ \ \ , · <u>-</u>			* \$.
EXT AC 13	(Input) EXT accumu- lator bit			85							
EXT AC 14	(Input) EXT accumu- lator bit			86			٠		7		•
EXT AC 15	(Input) EXT accumu- lator bit		•	87							
EXT AC 16	(Input) EXT accumulator bit			88	• • [
EXT AC 17	(Input) EXT accumu- lator bit			89							I

(Input) EXT accumulator bit

(Input) EXT accumulator bit

02850-1

EXT AC 18

EXT AC 19

4-75

4_74

a

PART, A (Cont'd)	Table 4-2	. Wiri	ng Lista	s (Cont'e	d)					
				<u>-</u>	N AND	LINE		М		
SIGNAL NAME	DESCRIPTION	A1	A2	A3	A4	A5	5485A	5486A/B	5487A	5488A
EXT AC 2Ø	(Input) EXT accumu- lator bit			92						
EXT AC 21	(Input) EXT accumu- lator bit			93	-					
EXT AC 22	(Input) EXT accumu-			94						
EXT AC 23	(Input) EXT accumu- lator bit			95		•	*			
EXT ARØ a	(Input) EXT address register bit			171			,•	•		
EXT AR 1	(Input) EXT address register bit			172		, -		i.	,	
EXT AR 2	(Input) EXT address register bit			173						
EXT AR 3	(Input) EXT address register bit			174			,			
EXT AR 4	(Input) EXT address register bit			175			,	. *	· •	
EXT AR 5	(Input) EXT address register bit	·		176						
EXT AR 6	(Input) EXT address register bit			177			•		i :	
EXT AR 7	(Input) EXT address register bit			178		`		, a		
EXT'AR 8	(Input) EXT address register bit			179						
EXT AR 9	(Input) EXT address register bit	*	. • .	180						
EXT SAMPLE	(Input) EXT sample command	,			1		94		94	94
+EXT TRIG LINE	Line to enable input buffer for positive trigger input	1			a.		•	6	•	
EXT AVE	(Input) EXT average command					- ,		105		
EXT PREP	(Input) to control prepare line		•					106	•	
FREQ HISTOGRAM	From histogram switch		•	•			82	•	82	82
FREQ HIST	Line to enable histogram program					•	86	. 159	86	86
GRD	Ground	12	•						. / 1	
ĢŖD GRD	Ground Ground		.5	2	•		•			
		Ž.	• 1	-		•			•	

PART A (Cont'd)	Table 4-2	2. Wirii	ng Lists	(Cont'	i)					·
CYCLU ANA SON		, 548(DA/B SE	CTION	AND, L	INE		1/B		
SIGNAL NAME	DESCRIPTION	A1	A2	A3.	A4	A 5	5485A	5486A/B	5487A	5488A
GRD GRD GRD	Ground Ground Ground				9	9	4		4	4
HIST BEGIN	Histogram begin program				•			88		
HIST END	Histogram end program			4.				93		
HORIZ DAC	Horiz. DAC output		42				89		89	89
HORIZ DEFL HORIZ POS	Pot Adjust	3 17'		:					•	
II INPUT MULT		3		·	,				13	
I2 INPUT MULT INHIBIT STATE	Do not allow state	17						114	14	1
INHIBIT TIME	Part of mem. cycle to allow inhibit time		45							
INPUT A	Sig. input line to Channel "A"	•			, !		7	•	7	7
INPUT B	Sig. input line to Channel "B"			•			8		8	8
INPUT*C	Sig. input line to		;; ;;			•	·	•	>9	
INPUT D	Sig. input line to Channel "D"				<u>-</u>			*	10	
INPUT AMPL. OUTPUT	Signal output line to sample and hold LRC						۹15		15	15
INTENSIFY INTENSITY MOD	(Not used)	18		•				•		
INT TRIGGER	(Not used) Sw. Setting line - indicates when using	16						7		
Y SMADM	internal trigger	+				2				
L START	Level - indicates when start lite is on		ei •		30	30		84 (A	-	~
L START A	If lite start is on or EXT source wants to		•					only) 85		
	turn on start lite - L START A is high			,				(A only)		
L CONTINUE	(Not used)			Þ		·	•	161		
L DISPLAY	High level when lite display is on		:		19	19	46	139	•	146
L DISPLAY	Low level when lite display is on					• • •		190	• 1	
L RECORD	High level when lite record is on				24	24	93	145	93	93
L STOP	High when lite				. 20	20	83	153	83	83

Table 4-2. Wiring Lists (Cont'd)

CICALA AVARAM		548	BOA/B SI	ECTION	AND I	INE		AB.		
SIGNAL NAME	DESCRIPTION	A1	A2	А3	A4	A5	5485A	5486A/B	5487A	4007
L STOP	Low level when lite							116	•	
LINE SYNC	From transformer to provide 60 cycles for a line sync				,	33	`	212		
MA Ø	Memory address register bit 0		102				•		·	
MA 1	Memory address register bit 1	•	104	4						
ЛА 2	Memory address register bit 2		106		•		1	•		
IA 3	Memory address register bit 3		108							
IA 4	Memory address register bit 4	4	110						•	
IA 5	Memory address register bit 5		112	9					1	
A 6	Memory address register bit 6	•	114		•					
IA 7	Memory address register bit 7		116				*			,
IA 8 IA 9	Memory address register bit 8		118						75	
IA Ø	Memory address register bit 9 Memory address		120			•				
ia p	register bit 0 (compl. out)		103	-7						
IA 1	Memory address register bit 1		105	á .			\$,
<u>(A 2</u>	(compl. bit 1)* Memory address register bit 2		107					• ",		
<u>IA 3</u>	(compl. out) Memory address		109				•	* a		
	register bit 3 (compl. out)		109					•		
A 4	Memory address register bit 4	•	111,			•				
IA/5	(compl. out) Memory address register bit 5		113			ı'				,
(A 6	(compl. out) Memory address	,	115				•			
·	register bit 6 (compl. out)		110							
,					` }			\		1

PART A (Cont'd)	Table 4-2	. Wirin	g Lists	(Cont'd)		· .		· .		•••
o SIGNAL NAME	DESCRIPTION	5480	DA/B SE	CTION	AND L	INE	Ą	5486A/B	Y.	4
SIGNAL NAME	DESCRIPTION	A1	A2	A3	A4	A5	5485A	5486	5487A	548A
MA 7	Memory address register bit 7 (compl. out)		117							
MA 8	Memory address register bit 8 (compl. out)		119							
MA 9	Memory address register bit 9 (compl. out)	•	121 ,						•	•
MAAR Ø	Memory switch setting (Looks)	2.7	131				66		66	66
MAAR I MAIN SRQ	Main service request		° 133				63	193	63	63
MBAR Ø , MBAR 1			130 132		6		65 64		65 64	6! 64
MBSSL	Main box slaved (EXT command)	, and the second se	,	•			1	39		
MCS	Main box sort of slaved (EXT) Level - indicates		50	•		•		201 92		
MCS COUNT UP	multi channel scale on Level – count up in multi channel scale				,	• • • • • • • • • • • • • • • • • • •	99	90	99	. 9
MCS INPUT	Signal input line for MCS mode	•		.4			91		91	9
MOD HOLD	Horiz. hold register (EXT command)	a .,	51				•			•
MM 1 MM 2	Indicates if memory is being exercised Indicates if memory		47 48	•						
	is being exercised		40				B			•
NEG EXT TRIGGER	Level - indicates pos. for neg. EXT trigger		à					5		
NEG SYNC OUT	Rear panel output for neg. trigger	· . ,			, b ·		98		98	9
NINE BITS	Any setting past 2 millisec/cm 16 9-bit ADC resolution - except EXT				-	;	35	180	35	3
NOISE SIGNAL	Output from sample- hold board to output amplifier to show	••	•			v	24		24	2
	noise on CRT									

Table 4-2. Wiring Lists (Cont'd)

SIGNAL NAME	DESCRIPTION	548	0A/B S	ECTIO	N AND	LINE	A	A/B	A	A.
JONAL NAME	DESCRIP TRON	A1	A2	A3	A4	A5	5485A	5486A/B	5487A	5488A
NON-PROCESS	Mode of operation where no processing takes place							142		
NORMAL	From Normal/ Preset Sw./high in normal				,			147	,	
OPEN LOOP	Instruction during shifting in accumulator			32						
OUTPUT MPX OVERLAY	To turn on output multiplier		e'		٠. ،			11Ø		
PAD FIN	Overlap instruction					<u> </u>	67			67
PAD OFF	(Not used) Post analysis delay off		•				15 11		15 11	. 15 11
PAR TO HOLD	Contents of process address to hold register			163	•	٩	A			
PARØ	Process address register bit 0	•	•,	205				(A only)		
PBH CONTINUE	(Not used)	•						144	*	
P/D	Process and not display		•			•		94	*>	
PEN LIFTER	Level - commands plotter pen to lift on retrace	•	•					208		
PLOT	Level to instruct plotter to plot		· 1'				92	~	92	92
PLUG IN SYNC CONT POINT NO. 1	(Not used)		•	•			•	13		
POS SYNC OUT	To rear panel - positive sync output pulse	•			•		97		97	107 97
POST ANAL DELAY	From switch - indicates pad is on or off			,				12		
POWER SENSE	(AC) from A5T1 transformer		76		,	36				
POWER SENSE	(AC) from A5T1 transformer	•	77		•	37			, ,	
PRADX1 *	₱ Pre-analysis delay X1			1				19		
PRADX2	Pre-analysis delay X2			•	,			17		<i>i</i>
PRADX5	Pre-analysis Telay X5) A					••	18		agas.

PART A (Cont'd)

	DESCRIPTION	54	80A/B S	ECTIO	N AND 1	LINE		B		
SIGNAL NAME	[†] DESCRIPTION	A1	A2	A3	A4	A5	5485A	5486A/B	5487A	
PRADX1Ø	Pre-analysis delay X10							2Ø		
PRADX1ØØ	Pre-analysis delay X100				,		7	21		
PRADX 1K	Pre-analysis delay X1K							22		,
PREPARE	Level to indicate in prepare program						L	87		
PRESET REACHED	Level indicates when a preset number has been reached	•						148		
PRE SAMPLE A	Level occurring 10 μsec before sample pulse				.			35		
PRESET SHIFT CONT	Determined by sweep switch as to how far to shift in the accumulator		gen.		1		•	96		
PRESET TOTAL	High when counts match switch setting (for histogram mode)			139 4 5	÷ .			149		
PRESET TOTAL	Switch setting of preset totalizer			133	,			74	•	
PRESET TOTAL	Switch setting - preset totalizer			134	L		•	75		
PRESET TOTAL	Switch setting - preset totalizer			135				76 -		
PRESET TOTAL	Switch setting - preset totalizer		•	136				77	1	
PRESET TOTAL	Switch setting - preset totalizer	·	•	138				79	•	
PROCESS	Enable line telling unit to process							141		•
PROCESS INHIBIT	Inhibits processing of data		. •	•				163		12
PSD1	For prepare mode, determines a channel between 1000 and 1019		•	141				198		
PSD2	For prepare mode, determines a channel between 1020 and 1023			140		,		138		•
								- '		

Table 4-2. Wiring Lists (Cont'd)

OVG 3-1	***	5,48	BOA/B SI	CTION	AND L	INE		//B		1
SIGNAL NAME	DESCRIPTION O	A1	A2	A3	A4	A5	5485A	5486A/B	5487A	5488A
RAMP FIN	ADC ramp is done	`			,		31		31	31
READ	Part of memory timing - read portion		33	* *				127		
READ	From EXT source to induce memory to read		34				ra w.			
READ TIME	Stays down for that portion of memory cycle for reading		. 44			•		-		
RECORD LAMP	From transistor driver for record lite			G.	. 17					
RECORD PBH	Level - high when record lite on	-	•		22	22	a +	152		
RECORD PBM	Line from record pushbutton - low when pushed in				18	18		200		
+REF	Voltage reference for baseline offset in summation						22		22	22
-REF	Voltage reference for baseline offset in summation			•			23		23	23
RESET	Reset to a flip/flop, for looking at pre- analysis/sweeptime switch settings	•					*	31.		
RESET ADC	Reset ADC at beginning of each sample			•	*		30	117	30	. 30`
RESET LAMP DRIVE	From transistor driver for reset lamp driver				.12	*				
RESÉT TB1 RESET TB2	Reset timebase 1 Reset timebase 2			•	,		90	38 40	90	90
SAARØ	EXT control of address register Ø	٠,	125			,	39.		3,9	39
SAARI -	EXT control address register bit 1		123	G	D	36		•		
SAAR2	EXT control of address register bit 2	አ ኒ	128							•
SAAR3	EXT control of address register bit 3	•	129	ν		**				
						•		*		•

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd).

•		548	0A/B SE	CTION	AND L	INE	٠, ٠, ١	√.B		
SIGNAL NAME	DESCRIPTION -	A1	. A2 .	A3	A4 /	A5	5485A	- 5486A/B	5487A	5488A
SAMPLE :					•	r.	**	41,	100	100
SAMPLE	Level - instructs to sample input signal	-	** **		•			140		, 4 ^
SAMPLEÓ SIGNAL	Input signal to output amplifier for viewing					•	25	, er	25	2
SAMPLE INTERV, SAWTOOTH/ TRIANGLE	on CRT From switch rear panel for MCS mode				, 4			195 (A		1:
	(discontinued on newer units)			,) a	•			only)		
SA Ø	Set accumulator Ø (from sense line)	•	78	48				•.		
SA 1	Set accumulator 1 (from sense line)		79	49			J			₹.
SA 2	Set accumulator 2 (from sense line)		80	50			•	•		o .
SA 3	Set accumulator 3 (from sense line)	•	. 81	51-	Δ	,	•			
SA 4	Set accumulator 4 (from sense line)		82	52∖					·	
SA 5	Set accumulator 5 (from sense line)		83	53		1				
SA 6	Set accumulator 6 (from sense line)	J	84	54	•	1				
SA 7	Set accumulator 7 (from sense line)		85	55						
SA 8	Set accumulator 8 (from sense line)		86	. 56				•		
SA 9	Set accumulator 9 (from sense line)		87	57					•	
\$A 10	Set accumulator 10 (from sense line)		88	58	•		7 :-			
SA 11	Set accumulator 11 (from sense line)		* 89	59		*		*		٠
SA 12	Set accumulator 12 (from sense line)		90	60		•	Ø.			
SA 13	Set accumulator 13 (from sense line)	0	91.	61	• *			,		
SA 14	Set accumulator 14		92	62	•		•		•	
SA 15	(from sense line) Set accumulator 15		93	. 63						3
SA 16	(from sense line) Set accumulator 16		.94	- 64						
SA 17	(from sense line) Set accumulator 17	_/ •	95	65		!		3		
	(from sense line)		,	•		, 0				

PART A (Cont'd)	- Table 4-	2. wir	ing Liste	s (Cont'd)		•		D.	
		54	180A/B S	ECTION	(AND I	LINE		. я/х		
SIGNAL NAME	DESCRIPTION	AL	A2	A3	A4	A5 .	5485A	5486A/B	5487A.	5488A
SA 18	Set accumulator 18	a	. 96	66		. 6	•	o•		
SA 19	Set accumulator 19 (from sense line)		97	67		*				
SA 20	Set accumulator 20 (from sense line)		. ' 98	68				•		
SA 21 SA 22	Set accumulator 21 (from sense line)		.99	69	je.				1	
SA 23	Set accumulator (from sense line) Set accumulator 23		100	.70 71	٠,٠	· 4	*	•	1.	·
SBAR Ø	(from sense line) EXT control of		124	•)		38	2	38	38
SBAR 1	address register bit Ø EXT control of	<i>(</i> ***	122				: 37		37	, 37
	address register , bit.1		.0			-			•	Q
SC 1 SC 2	Shift control 1 Shift control 2						**	167 168		
SC 3 SC 4	Shift control 3 Shift control 4	n .						169 170		
SC 5 SC 6	Shift control 5 Shift control 6	ъ	. 0					171 ⁻ 172		
SC 7 SC 9	Shift control 7 Shift control 9		1				71	173 · 174	*	
SC 19 SC 11	Shift control 10 Shift control 11				,			175 176	•	· č
SC 12 SC 13	Shift control 12 Shift control 13	•	C	•	•			177 178	•	
SEEK	Control line for plotter/record mode			*	*	•	101	•	101	101
SEG SENS MULT AUTO	Segment Switch position (sens	•	,		•		68	86		68
SENS MULT 2 ⁰	multiplier switch) Switch setting (sens multiplier switch)					71	•	182		, K
SENS MULT 2 ¹	Switch setting (sens multiplier switch)	,		→				184		B
SENS MULT 2 ²	Switch setting (sens multiplier switch)		,	e i				186	, ,	
SENS MULT 2 ³	Switch setting (sens multiplier switch)			•	·	:		188		

PART A (Cont'd) 1	. Table 4-2	. Wirin	g Lists	(Cont'c	1)		_				
		548	OA/B S	ECTION	ı VMD 1	LINE .		4∕B			
SIGNAL NAME	DESCRIPTION	A1	A2	A3)	A4	A5	5485A	5486A/B	5487A	5488A	
SET AVE	Set average mode		480			,		128	-		2
SET DAR	Set display address register		126			L			, .		
SET DAR B	Set display address register B			158				203		,	
SET DAR C	Set display address register C			170							
SET DISPLAY	Set display mode o		24								,
SET DISP SET DISP MULT	Set display mode (Comp	1. out)				.	•	133	45		
SET - HIST BEGIN	Set histogram begin program			9				-131	٠.		
SET - HIST END	Set histogram end program				•			132			
SET HORIZ SET HORIZ		*	40	i.				122	. ,		
SET NORTZ	Set input multiplex	•	41	1	•	u	44	111	44	44	
·	for correct channel input	b	3					•			
SET - L DISPLAY	Set lite display				23	23	. 4	157		1	
SET - L RECORD SET - L START	Set lite record Set lite start	* x g		,	25 29	29	tory.	158 154			٠.
SET MCS	Set multi-channel	• 1.0		, -	28	. 25		130			
SET MSB	scale Set most significant		39					118		•	
SET - NOP	bit (sign) Set no operation mode	<u> </u>		8	•		١ .	135		•	
SET PAR A	Set process address register A	*	•	157		1.	1	112		400	
SET PAR B	Set process address register B	•		169		•	#				•
SET - PREPARE.	Set-prepare mode					_		134			
SET SCALE NUMBER	Enable line to set scale number switch setting (sens	•						98	•		
SET SUM	multiplier) Set summation mode	•		,				129	- T	· · · · · · · · · · · · · · · · · · ·	
SET SWEEP NUM	•			.			_	113	, ` ` ` `		
SET VERT	Set vertical point for display	· 1	25				45	121	. ·	45	
SET VERT		, , ,	26			,	, ,				
SEVEN BITS	Sweep time of 2 ms/cm is 7-bit		•	ŀ	•		34	179	34	3 4	
	information from ADC			•					į	-	

Table 4-2. Wiring Lists (Cont'd)

		5480	DA/B SI	ECTION	AND L	INE		8	٠,٠	
SIGNAL NAME	DESCRIPTION	A1	A2	A3	A4	A5	5485A	5486A/B	5487A	5488A
SHIFT 1			·	14				191		
SHIFT 1			,	15			***			
SHIFT 2	•		,	35						
-SHIFT IN PAR	Shift in process address register		, es	161	,				1.50	
SHIFT IN			•	31			<u> </u>		4	٠-
SHIFT LEFT	, , , , , , , , , , , , , , , , , , ,			29						
SHIFT PAR A	Shift process address register A			155	•					
SHIFT PAR A	Shift process address register A		a .	156						
SHIFT PAR B	Shift process address register B		·	168						
SHIFT RIGHT	%			30						
SHIFT RT PAR				160						(O)
SHIFT RT PAR A				182			•		; .	
SHIFT RT PAR B		·		208						
SHIFT RT PAR C				209		•	`			
SRT PAR B/ SHIFT RT PAR B	Shift right in process address register	19		208						106
START ADC START LAMP DR.			•	,	31 <i>°</i>		27	73	27	27
ŞTART PBH	Level high when start on			*	28	28	0	143		
START PBM	Switch - start push- button low when				32	32	•			
	pushed in "			٠٠.						
START-SHIFT	•				•			97		
START (TØ)	Start time Ø			•			17	166	17	17
CTATE ENABLED	a.				7.4			136		
STOP LAMP DR.					15		est, ye		F	
STOP PBH	Stop pushbutton level - high when stop on		•		26	26		146		
STOP PBM/SET-L	Indicates pushbutton being held down			•	. 13, 27	13	a			
STOP T (T12)	Terminates sample inter.						18	59	18	18
STROBE TIME	Part of memory cycle (part of read portion)		43	· ·						•
SUB S/RQ	Sub service request (EXT cont)				•			194		
SUM	Summation mode	ů `	۸۰			٠ .]	82	' '	

PART A (Cont'd)

Table 4-2. Wiring Lists (Cont'd)

		548	OA/B SI	ECTION	AND LI	NE		8 .		
SIGNAL ŅĀME	DESCRIPTION	A 1	A2	A3	A4 .	A 5	5485A	5486A/B	5487A	
SW/AVE SWEEP NUM 2 ⁰	Switch average Switch setting 20						16	80 181	16	10
SWEEP NUM 2 ¹ SWEEP NUM 2 ² SWEEP NUM 2 ³ SWEEP NUM 2 ⁴	Switch setting 2 ¹ Switch setting 2 ² Switch setting 2 ³ Switch setting 2 ⁴	6						183 185 187 189		
SWEEP VOLTAGE	Horizontal DAC out through shaping network for NMR work					•	96	109	96	9
SW HIST	Histogram mode •		49	190				209		
SW MCS	Multichannel scale switch			,	, . -			91	*	
SW SUM SW TX1	Summation switch				er.	. ,		102 25	/	
SW TX2	(X1) Sweep time switch (X2).	;				•	•	23	•	
sw TX5	Sweep time switch (X5)	•						24	· I	
SW TX10	Sweep time switch (X10)							26		
SW TX199	Sweep time switch (X100)		**************************************	,	•	•		27	•	
SW TX1K	Sweep time switch (K1K)						,	28		
SYNC TØ	Sync pulse for system Time slot #						, est	16 56		
T2	Time slot 2 (.2 μsec after TØ)					,	*	57		
Ť4	Time slot 4 (.4 μ sec after TØ)			•		•	•	58		
T14	Time slot 14 (1.4 μsec after TØ)				* • · · · · · · · · · · · · · · · · · ·		•	60	•	
T16 T26	Time slot 1.6 (1.6 μsec after TØ) Time slot 26 (2.6 μsec						•	61 62		
T28	after TØ) Time slot 28 (2, 8 µsec			-			, ·	63	•	
T34	after TØ) Time slot 34 (3.4 μsec						·	64		
Т36	after TØ) Time slot 36 (3.6 μsec					•	,	65 _±		
	after TØ)				.		٠.		•	•

		548	80A/B S	ECTION	N AND 1	LINE		/B		
SIGNAL NAME	DESCRIPTION	A1	`A2	A3	A4	. A 5	5485A	5486A/B	5487A	5488A
T49	Time slot 40 (4.0 μsec after TØ)			4				66		
T5Ø	Time slot 50 (5, 0 μ̈sec after TØ)		,			· .		67		
T58	Time slot 58 (5.8 μsec after TØ)			,	*3	*		68		
T69	Time slot 60 (6.0 μsec after TØ)	,		· ·		÷		69		
T80	Time slot 80 (8.0 μsec after TØ)		·			À		70	:	-
T86	Time slot 86 (8.6 μsec after T#)			,		•		71		
T9 9	Time slot 90 (9.0 μsec after TØ)							72,		
TB 1 TB 2	Time base 1 Time base 2		ŕ		. 1 	_	. ~	44		
TB 3 TB 4	Time base 2 Time base 3 Time base 4							45 46 47		
TB 5 TB 6	Time base 5 Time base 6			-	•	, '		48 49		
TB 7 TB 8 TB 9	Time base 7 Time base 8 Time base 9				*	•		50 51 52	,	
TB 1 0 TB 11	Time base 10 Time base 11	-	~					53 54		
TB 12 TB B1	Coder to determine		•				28	55 33	28.	28
	if 5-, 7-, or 9-bit ADC information	,	•				•			
TB B2	Coder to determine if 5-, 7-, or 9-bit ADC information			•			29	34	29	29
10 MHz CLOCK	Divide-by-2 output from 20 MHz main		•	. 8			80	43	80	80
10 MS A	clock						*			
IU MS A	10 μsec pulses occurring after reset (clear)			•		•		30		•
10 MS B	10 µsec pulses (one pulse less than	,	,					29		84
	10 μsec at beginning)									
TIME HISTOGRAM	Switch setting – histogram					o •	.81		81	81
TIME HIST	Level – low when in time histogram	•		* ,	•		87	160	87	87
TOTAL, PRESET 16 ⁶	Switch setting 10 ⁶	,		137	, ;	. 1		78	•	
										,

PART A (Cont'd)

8		5480	A/B SEC	CTION A	VND III	NE		/B		
SIGNAL NAME	DESCRIPTION	A1	A2	A3	A4	A5	5485A	5486A/B	5487A	£400 A
TRIGGER INPUT	Signal input for trigger	•		•	•			8		
TRIGGER LEVEL	Pot Adjust					`		9		
20 MHz	Main clock frequency		20	19				37		
VARIANCE OUTPUT	Back panel - only with variance option (5488)				*	•	88	•	88	8
VERTICAL DAC	Back panel output of vertical DAC		23	•	,		19		19	1
VERT DEFL		. 2								1
VERT DEFLECTION							78		78	7
WRITE	Part of memory cycle - write portion		35	•				126		
WRITE	From EXT source -		36				•		,	
	to control write portion of memory		•							
<u> </u>	cycle			0 -		:	•			
WRITE TIME	High for length of time in write portion of memory		46		•				-	
X5 MAG SW	On main frame - to expand CRT display to X5	13	۲						-	-
X5 MAG SW	Switch setting	14			•	•			<u>.</u>	
Z AXIS	Output rear panel - for unblanking of EXT CRT	21					95		95	9
Z AXIS CRT	For unblanking of internal CRT) 15						•		
+200V +200V	•	8 8		0 -		8	•			
+50V +50V	Я	9				6		·		
+35V +19.5V +16V	<u>J.</u>		9 6 8	V	10	35 34	5		5	
+12V +12V +12V			1				1	1	1	
+12V +12V		4	· · ·			2		•		
+5V +5V +5			3	1	4	4		3		
+5V +5V		6	•		,	,	3		. 3	
+5V +5V REF	•		•	1				•	:	1
-7. 5V			4			5	·,		*	† -

		5480A	/B SEC	TION A	ND LI	NË		(B)		
SIGNAL NAME	DESCRIPTION	′ A1	A2	А3	A4	A 5	5485A	5486A/B	5487A	Z 400 A
. 5V	104	3	4							~
7.5V 72V 2V 2V 2V 2V 9.5V	e	5	ż			3	2	2	2	
9. 5V 60V 60V		7 7	7		•	11	6		6	(
950V 000V	•	1 10 11			8	7	t			
		,						•		
							•	·		
		[,		
				•		•				5 :
								•		
	-4						,	, (a)		
			*					. W	·. • .	
			•					灣		
•		,				程 3				
						# *				
							,			
•	0					·	,			
	•					,	• :			
			. ^			•	e			
					·					
/										

This part of the table lists all connections in the 5480A/B Memory/Display (Main Frame) units. This part of the table is divided into sub-parts, corresponding with other documentation that divides the instrument into 5 major

- A1 Display Section
- A2 Memory Section
- A3 Main Frame Logic Section
- A4 Switching Logic (Light Driver and Flip-flop) Section
- A5 Power Supply Section.

The main body of the list for each section applies directly to the 5480B units. Any changes for 5480A are listed at the end of the portion of the list where they apply.

The shaded portions of this list indicate signals that were present in the 5480A's with serial prefix 852- and below but are not in newer instruments.

Table 4-2. Wiring Lists (Cont'd)

				**				Tab	le 4	-Z.	Wix	ing	List	s (C	ont	a)		,				•	
AR'	B 5480A I	B AI DISPL	AY SI	ECT IO I	N Wi	ring D	lagran	n: Fig	ure 4-	7				•			•		•		٠.		
	1//	7	/	7	/	7	7	7	7	//	//	/	//		/	//.		7 ./			//		
/5		W. Transport	1		/. }				/								//						REMARKS
ř	SET NUM	J2(41)	111									ſ.		•						-			From LPI Line 121
	VERT DEFL	-	8					 					-	 -				 -a			ļ		To J29 Vert Scope Output
3	HORIZ DEFL	J 2 6(45)	4		1			<u> </u>						·				<u> </u>	1				4
4	+12V	A5A1(2)	9		912							<u> </u>								 ·-			
5	-12V		20																				•
6	•5V	A5A1(8)	12							સ્થ													,
7	-50V	-	5				907								,								
8	+200V	A5A2(6)	1				222				·												
9	+50V	A5A2(5)					229																
10	-2950V	A1A4					444		·				ļ.,						ļ				To A1V1(2) CRT Cathode
11	-3000V	A1A4				5	555		ļ				<u>'</u>							ļ			To A1V1(3) CRT Grid
12		Chassis	17,19	:	BCRW		000										<u> </u>	<u>. </u>			 		ļ
13	X5 MAG SW	A181	3						*										ļ				
14	X5 MAG SW	A181	2			_			ļ	<u> </u>		<u> </u>	·				ļ	<u> </u>			 	ļ	
15	Z AXIS CRT	A1A1(8)	8			. •	936					•	<u> </u>	.,				_				_	
16	INTENSITY MOD	J16(9)	13				<u> </u>					ļ 					·	ļ	ļ				<u> </u>
17	HORIZ POS INTEN-	A1R4	7	<u> </u>		ļ.,		-	-	<u> </u>	<u> </u>												
18	SIPY	J26(31)	14	ļ	-		-	-		<u> </u>								ļ.,.				_	Note: Bit
19	SRTPARB CALI-	A3A11(R)	<u> </u>	-	991		-	-	<u> </u>								<u> </u>	-	<u> </u>				6 From PAR To AlJ1 CAL
2 0	BRATOR	· · · · · · · · · · · · · · · · · · ·			992		├				<u> </u>				7		 						Signal IV To API Line
21	Z AXIS	A1A1(15)			_		-		-	-	_							_	_		41		95 & J11 Rear From MEN Line 26
20	MOLD SET V	J3(4)	10		_		-	-	-				_				 		Notë:	3 Dig Deno Color	it Nur	bers	Line 25
							-					_	 -				<u> </u>	 - -	<u>: :</u>	Stand	ard C	lor	
	,						<u> </u>		•		_						-	 		Code	-		
480	A: Serials I Signal In	refixed 852 licated By 1	- An	Belo	y Had							·	\vdash	-			 	 		 			
	· · · · · · · · · · · · · · · · · · ·		-	 		-		-	\vdash		 	_	\vdash			 	-	-			 -		
	<u> </u>		\vdash				\vdash	-	 	 	 	 	 	ļ		-		-	 				·
			 			-	\vdash	\vdash	\vdash	-	 		 				 -	 	 		-		<u> </u>
		·	•		 	 	₩	 	 	ļ	 	<u> </u>	<u> </u>	·	L	ļ	ļ	ऻ					

Table 4-2. Wiring Lists (Cont'd)

DAF	YT C 5480A/	R A2 MEM	ORV S	ECT"	ON W	iring 1					Wir	mB 1	TIDL	- (0	AHL.(•j	á	ونوير					•
			7	` .	7	7	,	7	.,		THE STATE OF THE S	** 12 12 12 12 12 12 12	Se la					//	//		/ / !		REMARKS
1	+12V	P3(5)				,						· ·	13, P	12		-		,	5		-		
2	-12V	P3(12)	A(4)							-	1(4,D)	A(4,D)	10, L	5					12				
3	+5V	P3(7, 14)	A(2)						_	-	1(6, F)	A(6, F)	15,8		10, 1	14			7, 14				
4	-'7.5V	P3(6, 13)	A(7)			-								-					6, 13				
5	GRD	P3(1,8)	A(1, A)			`,								1(3,6)	15,8	15,8			1,8			;	
6	+19.5V	A11(6, F)	."				Á(11)				A(5, E)	N(5, E)	6, F		•				4				To API Line 5 & LD & FF Line 1
7	T.	A11(14, R)	A (0)					-	·				14, R						11				To API Line 6'
8	+1.6V	P3(10)	, (a)		\Box					<u> </u>			7, H					<u> </u>	10			1	From Power Supply Line 34
•	+35V	P3(2)	•,										3, C						2				From Power Supply Line 35
-												<u> </u>				,			,		-	 	From MFL Line 193
<u> </u>	ĀRĪ	P2(3)					4*									Н	;	,		·	- -	†	From MFL Line 194
1	ARI ARI	P2(4) P2(5)				_				·		 				4		5	•	· ·····		1	From MFL Line 195
3	ĀRĪ	P2(5)						0					4			3		6	-			1	From MFL Line 196
	ĀRĀ	P2(7)	-	-			<u> </u>				B(H)	-			<u> </u>	-		7			-		From MFL Line 197
14	AR5		1	 		<u> </u>		-		 	B(D)							. 8		:	 	1	From MFL Line 198
15	ĀR	P2(8) P2(9)		 		-					A(Z)				 	,		9 4	 		,		From MFL Line 199
				1.					-					•				:	 .			1	From MFL
17	AR7	P2(10)	+	ļ	•	<u> </u>		,			A(W)				<u> </u>			10	 	<u> </u>		1	Line 200 From MFL
18	ARS	P2(11)	\vdash		 	<u> </u>		<u> </u>	<u> </u>		A(T)	-	<u> </u>	<u> </u>	<u> </u>	 		11	 	•		+	Line 201 From MFL
19 20	20 MHZ	P2(12)	<u> </u>			-	 	ļ .	-	,	A(P)	<u> </u>	-	2	1			12	 		,	1 .	Line 202 Through P34 MFL Line 19
	CLOCK	A12(2)	-					,		-				-	·				-			+	From Scale
11_	FULL CAL	P2(21)	1		\vdash	,	-	 	-		M (8, J)			-	 			 	 	<u> </u>	 	+	Calsh 85 From Scale
12	ZERO VERTICAI		 	-	<u> </u>		-	-	-	-	 	A(9, K)				<u> </u>	<u> </u>	 			•	+	Calan S5 Through P33
23	DAC SET	A10A(B)	 		-				đ.	<u> </u>	A(10,	A(B) A(10,	-	<u> </u>	 	 	-	_	 			 	To API Line 19
24	DEPLAY SET	A10A(10,I	-	-	-		-	-	\ \(\xi_1\)	(X)	L)·	L) A(17,		 	-	<u> </u>			 	1.	1	+-	From LPI
25	VERT.	P2(41)			-		-		-		 	U) A(10,	$\dot{\parallel}$				<i>,</i>	41	-			-	Line 121
<u>#</u> _	CARS	P2(15) A14(8)	_		_	-	-	_			B(W)	T			 -	8		15	_	2	 	+	Source Jis(E)
		<u> </u>	-	-	 	 ' -		ļ .	_		-			ļ ,	<u> </u>	_			-	-	-	+	
20	CARI	A14(7)	-	-	-				_		B(T)		-		<u> </u>	7	<u> </u>	<u> </u>	ļ <u>. </u>		 		
29	CARS	A14(6)	1	<u> </u>	-	-		_		<u> </u>	B(P)			<u> </u>		6		<u> -</u>	 		-	+	
3 0	CARS	A14(5)	1	<u> </u>	<u> </u>						B(L)	L	l			5		ŀ		l	<u> </u>		<u> </u>

Table 4-2. Wiring Lists (Cont'd

	•							1 80	ie 3.	-Z.	WIL	ing i	LIST	8.(C	ont	a) 			,	•	•		•
PAR	T C 5480A/I	(CONT'D)				•		. 1	1.					•				•				•	
/		Name of the last o	Ser Ja		STATE OF THE PARTY	3/2	The state of the s				The last of the la	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	San	10 mg				; ; /.				/. /,	
<u> </u>		/ B	[3]	<u> </u>	3/4	3 /₹	<u>/</u>		A.		3/8/		3/\$		13		¥/ à	/4	· <u>/</u>	/3	/\$		REMARKS
31	CLOCK 1	A14(1)		۰							B(1, A)					1			•		`		. ,
32	CLOCK 2	A14(2).									B(21, Y)					2	<u> </u>		17.				
33	READ	P2(18)			_	٠.				*					11			18		18			From LPI Line 127
34	READ	P2(43)			·									1	12	_	<u> </u>	42_	<u> </u>			¥	From Ext. Source J15(X)
35	WRITE	P2(19)													8			19		19			From LPI Line 136
38	WATE	P3(44)											<u> </u>		•			44			-	¥	From Ent Source J15(Y)
37	CYCLE	P2(20)						_			_	<u> </u>			6 .	'		20	2.5	20			From LPI Line 119 From Ent.
*	CICLE	P2(45)				<u> </u>							-	<u> </u>	7			46 "	No.			, c	Source J15(C)
39	SET MSB	P2(40)	15 15		<u> </u>	,	-	-			,	A(8)		7	•	<u> </u>	<u> </u>	40	75"	4	,		From LP1 Line 118 From Ext.
	SET HORIZ SET	P2(42)									-	5.4			·	В	ļ	42			٧	Ý.	Source J16(V).
41-	HORIZ HORIZ	P2(17)		•	<u> </u>	_	·			<u>. </u>	<u> </u>	<u> </u>	_		\vdash	<u> </u>		17		17	ا ر		From LPI Line 122 Thru P35 to J9
	DAL STROBE	A9A(3)	•	,	:				_	4.5	A(B)			•	-	-	-				-		and J36(22)
43	TIME READ	'	A(13)	_	A(13)	-	-	-				_			3	-	Ø.	-			r	- 1	* -
44	TIME INHIBIT	A13(2)		. 45			<u> </u>		A(5)	A(5)			<u> </u>		3	-	-	<u> </u>					
45	TIME WAITE	A13(4) A13(5)		A(3)		A(3)	1		A/31	2/91					•							·	
47	TIME	A13(14)			 -			-	A(3)	A(3)		-	11	,	14	 		-		,			
44	MM3	A13(13)					 	 		•		•	12		13	 	ļ :	-		<u> </u>		<u>.</u>	
49	SW HIST	P2 (15)				-				-			-			19	 	13		13			From LPI Line 209
	MEGSL	P2(36)										·	, ,			,	·	śe		45			From LPI Line 201
51	MOD (P2(16)·											1		e.	D		16			w		From Ext Source J16(W)
52	AC0	P1(1)				A(5)	·	٠.			. ,	,	<u> </u>	-			1	ï	ŧ	,			From MFL Line 97
53	AC1	P1(2)	·	,		A(6)	·	7									,						From MFL Line 96
	• 1	P1(3)				A(11)									·		3			•			From MFL Line 99
55	ACS	P1(4)				, A(12)											4.				,		From MFL Line 100
54	AC4	P1(5)				A(15)					•			<u> </u>			5						From MFL Line 101
57	AC5	P1(6)		٠,		A(16)											•					•	From MFL Line 102
50	AC6	P1(7)				A(17)	•	,	·	4.	a A		_	Ŀ			7				,		From MFL Line 103
50_	AC7	P1(0)		•		A(10)						`.		L.,							,		From MFL Line 104
10,	ACB	P1(9)				A(19)								Δ			•						From MFL Line 105

Table 4-2. Wiring Lists (Cont'd)

,				, ,	,	•	_	Tab	16 4	-Z.	Wil	ring	1.18T	:s (C	ODT.	a)		·				. •	. 2
PAR	r C 5480A/E	(CONT'D)							7		*>		,	·				,		_	*		
/			A Part of the Part				A STATE OF THE STA				[:] - -						/						
	•		_	<u>y</u> .	7					/ 	6			7_		-	7	_	1	<u>/</u>	_		From MFL
	, #	P1(10) P1(11)		ļ		A(20) A(21)					, , , ,				-	•	10	•		-		1	Line 106 From MFL Line 107
•	·	P1(12)			-	A(22)	١.			-				-			12	<u> </u>			*3 •	3	From MFL Line 108
	-	P1(13) . 34		À(5)		12,00,								. 0			13	·			₹ .	•	From MFL Line 100
		P1(14)	.4	A(6)	·			_				-			·		14						From MFL Line 110
	•	P1(15)	·	A(11)		• .									,	٠	15			• • •			From MFL Line 111 .
67	AC15	P1(16)	,	A(12)				ŀ									16			•	d		From MPL Line 112
68	AC16	P1(17)	•	A(15)	•						:				•		17						From MFL Line 113
69		P1(18)	_	A(16)						٠				•	P 1		18	- ;	, ,	,	ji.	<u> </u>	From MFL Line 114
70	AC18	P1(19)		A(17)			н	4 ,		<u> </u>						-	19	٠.					From MFL Line 115
7 <u>1</u>	ÀC19	P1(20),	ļ	A(18)				<u> </u>	,		\ \ -		<u> </u>				20			1	ļ		From MFL ' Line 116
72	AC20	P1(21)	_	A(19)	٠.				,	1/2	-	<u> </u>			••	· `	21				<u>.</u>		From MFL Line 117 From MFL
73,	AC21	P1(22)	<u> </u>	A(20)	-					- '-						1	22			,			Line 118 ** From MFL
74	AC22	P1(23)		A(21)		ŀ		-	1		-			,			23			٠.		- - ′	Line 119 From MFL
	AC23 POWER	P1(24)	├	A(22)		<u> </u>		-	\vdash					-			24					 	Line 120
	SENSE POWER	P3(2)	'			-		-			-	 	-			-	1	-	2		ļ		From A5T1
	SENSE	P3(9) .	-	 			-		<u> </u>		-	7	В	-			<u> </u>	•	9		113		From AST1 To MEL
	SAT	P1(26)	158 158		A(5)	<u> </u>				•	-			-	<u>.</u>		26	" 、			-		Line 48 To MFL
-		P1(27) P1(28)	*		A(6) A(11)	•			•				,			-	27	3					Line 49 To MFL Line 50
		P1(29)			A(12)					2	,		.:.	4	• v. *		29			5			To MFL Line 51
÷	<u>8</u> 74 ·	P1(20)		,	A(15)	•						1		:	Ĭ,		30			١,,			To MFL Ling 52
		P1(31)			A(16)			•		i						,	31						To MFL Line 53
84		P1(32)			A(17)										,	•	32				,.	9	Fig. MFL Line 54
85	SA7	P1(33) :			A(18)		<i>ē</i>		-				' '	*			33		-				To MFL Line 55
86	3A8	P1(34)			A(19)		Ŀ										34			•		_	To MFL Line 56
87	SAS ·	P1(35)	<u> </u>	ļ	A(20)		ļ.						_	<u> </u>	L		95		<u> </u>	<u> </u>	ļ		To MFL Line 57
88	6A10	P1(36) ,	-	-	A(21)		4	<u> </u>						<u>. </u>			36		- 1,		·		To MFL Line 50
89	8A11 、	P1(57)		<u> • </u>	A (22)		,	ļ	,			,	<u> </u>	<u> </u>	<u> </u>	<u>.</u>	37		٠,		<u> .</u>	,	To MFL Line 59
90	5A12	P1(38)	A(5)	1		1 .			1 '	1				1		·	30		:				To MFL Line 60

Table 4-2. Wiring Lists (Cont'd)

, DAP	T C 84804 /	B (COMPIN)		0	•	,		· ·	Ó	7-6		-						:		-		••	
-AR	1 U 5480A/	CONT'D)	7		7	7	7	7	7	7	7	7	7	7	7	· 7	7	·.	7	7	7	7	, , , ,
		: /	ر بي		//	/ /	[ļ.					/ /	/· /	/	/ <u>-</u> /			/ /			
			\$			/	/`	10 m	200	E .	A.			/		/ .							
/		13					/4	3/4															
				. .	╀-	/ ,		γ.	γ.	<u>7</u>	7	<u>"</u> 	_	/ 			/ 	Υ_				_	To MFL
91	<u>5A13</u>	P1(39)	A(6)	T	+-		1	-	-	+ -	 	1	-	┢	+	 	39	V.	<u>.</u>		-	-	Line 61 To MPL
	5A14	P1(40)	A(11			-		-	-	-		-	-	 	╀	-	40		<u> </u>		1		Line 62 To MFL
	8A15	P1(41)	A(12		 - -		· ,	-	╂			<u> </u>	\vdash	 	-	-	41	┝	<u> </u>	<u> </u>		-	Line 63 To MPL
	SA16	P1(42)	A(15		_	-	<u>'</u>	+	-		_		-	*		-	42						Line 64 To MPL
	\$A17	P1(43)	A(16		-		-	-	\vdash		:	· ·			-	-	43	•	·		1	-	Line 65 To MPL
	SATE	P1(44)	A(17			1	-	1	-					-		-	44		_	H	-	<u> </u>	Line 66
	<u>sais</u>	P1(45)	A(18	,	-		-	1-	 	\vdash			-		 		45	-	-				Line 67
98		P1(46) ·	A(19		-	-	-	 	-				10, 20	-	-	 	46		<u> </u>			-	Line 68 To MFL
	3731	P1(47)	A(20		-	-	-	-	. 6						_		47	•					Line #9 To MFL
	8A22	P1(48)	A(21		. ,		<u>'</u>			<i>y</i>							48	`	-				Line 70
	SAES	P#(49)	A(22		<u> </u>				-			•		-	<u> </u>	<u> </u>	49	ŀ	 			-	Line 71
	MAS	A9B(19)	-	-		-	A(5)	-		-	B(19)		-		-		_		<u> </u>	-	-	*	
	MARKET (C	A9B(18)					A(8)				B(18)				_		<u> </u>						
	MA1	A9B(16)		·	_	 	A(7)		-		B(16)		-			_				ļ			
	MAI	A9B(15)				 	A(3)		<u> </u>		B(16)	* .			,					-	7.7		
	MA2	A9B(13)		r	ļ <u> </u>		A(6)			-	B(13)		_	,									
		A9B(12)	. •		-		A(10)		<u> </u>		B(12)	# 3				<i>-</i>							
	MÀ3	A9B(10) ·		`		-			A(31)		B(10)		•						,	0	· 		
	MAJO	A9B(9)) .	-		-	A(19)		B(9)									•	-		
-	•	A9B(7)						-	A(20		B(7)			·	-								
	1.2	A9B(6)			•				A(22)	\vdash	B(6)							-		,			
		A9B(4)				 -	-	A(5)			B(4)	•							,	,			
		A9B(3)		 	,			A(8)			B(3)		•								`		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
.	MAG	ABA(22)		4				A(7)			A(22)	_			P							,	
	WATE	A9A(19)				A PART	•	A(3)			A(21)		•					<u>'</u>	•		-		
7	Ma	·	``				نه	A(0)		•	A(19)			_	•			-		_			
١.	,	A9Å(19)	•		-			A(10)			A(18)	\dashv				٠,		_					æ ,
		ABA(16) .	7	B			•			A(30)	A(16)		•	<u> </u>	_		(<u>(</u>)	હ		_) F
		49A(15)	-		•	14				A(22)	•	_	_		_	·			Jan				•
130	MAD	A9A(13)			·				•	A(21)	A(13)			0					h				•

Table 4-2. Wiring Lists (Cont'd)

	*				-		r	1 an	16.3	-6.	WIL	ing :	LIST	5 (C	OUT.	<u> </u>	•						
PAF	T C 5480A/	B (CONT'D)				· / · · ·	•	/		,		, ,	,		<u>, </u>	,				,		.,	· · · · · · · · · · · · · · · · · · ·
	//										1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		St. P.										
1											3/4						3 /	/4	./\$:/\$			REMARKS
121	MAS	A9A(13)		(,		A(12)												,
122	BBARI	P2(30)			1"			,								10		30		2		22	From EXTJ16 To API Line 37
1 23	SAARI	P2(31)	·				4	•			·					g		31 -		7	,	43	From EXTJ16 To API Line 3
124	SBARS	P2(29)								<u> </u>			,		7	11		29		3		428	From EXT J166 To API Line 30
125	SAARD	P2(28)						- 22								12		20		₹	30.	21	From EXTJ16(To API Line 39
124		P2(39)			ļ	ر .			_					<u> </u>		c	·	39	U	ช -			From EXT Source_J16(U)
127	CLEAR HORIZ HOL	D A14(R)	٠ توريق		-	گر		_		<u> </u>	B(8)		<u> </u>			R		<u> </u>				<u> </u>	From EXT
		R2(32)		-	-			<u> </u>		U					<u> </u>	F	-	32	·¥***	น			From EXT Source J16(0) From EXT
	BAARS	P2(33)	ļ.					<u> </u>		A			•		-	E .	§ -	33	<u> </u>	.₹ -			Source From API
	MBAP	P2(35)			_				-		•	. •	<u> </u>			M	ļ	35			15	-	Line 65 From API
	МВАР	P2(34)	6					-	1		-					N		34	3		16		Line 66 . From API
	MBAPI MAARI	P2(36)	-	-	 -					-			-			K		36		-	41	-	Line 64 From API
	RESET HORIZ	P2(37) P2(22)	•	-	ļ				,		A. (9, K)	·	<i>:</i>	•		L		37			40		Line 63 From LPI Line 214
	. ,				 					,	(5,1.7)	٠.	,				7.	•		, .			Due 234
													•										
5480	A: MÁKE I	HE CHÀNG	s Li	TED	BELO	ν									•							,	
	(ALL SE	RIALS)					•				,	÷								·		, <u>,</u> .	
122	CAL ZERO	P2(46)									A (9, K)	A (9, K)		<u> </u>									From Scale CALSW 85 .
134	DELETE T	HIS LINE											,										
,			<u> </u>	ļ			<u> </u>		P .					<u> </u>	ļ .							2	
BER	ALS 852- A	ID BELOW	<u> </u>	-	<u> </u>		<u> </u>		<u> </u>			6		ļ.,					.,	ļ		-	•
	R INSTRUM		r—	1	BIGN	រុ បា	IE8	-	ļ <u>. </u>		-				-						<u> </u>		
NDI	CATED BY		TAB	LE	<u> </u>	<u> </u>	-	<u> </u>	<u> </u>			•	-					•			-	_	
_	-		-				<u> </u>	<u> </u>	├							·	ŧ	<u>γ</u> δ _c		 			
	F.,				-				<u> </u>	•				1.5				•		<u> </u>		 	
<u>:</u>	a		-}-		-				_	•						ř	•			-	-	-	
		· t _r		-	,			,	·.	٠.	•		E.	,							-	<u> </u>	
	•	-	 					<u> </u>	 		\vdash	t	L	 	•		 	<u> </u>	1.1				

Table 4-2. Wiring Lists (Cont'd)

·						-		Tabl	e 4-	2.	Wir	ing I	List	ı (Çı	ont'd	l) .	u						
PA	AT D 5486A	A AS MAI	FRA	ME L	ocic :	SEC T	ON W	iring/	Diegr	am: I	igure	4-9		`			-	.	-			• 1	
		/	/	1		/ /	/3/	/5/	3	/s /	<u>/</u>	'			R /		J. ,	/	/ /		/~/	/	
		y /	#										3							/			
			g <u>/</u>			(. [i]										y. _/	/	/			/ /	/ ;	
/ :			/4.	z/\${			F/\$						3/\$		<i>\$</i> /\$	/3	·/\$	7/3	:/\$	*/{ */{	7/4	•/\$	REMARKS
	+5V	A\$A1(5)	1,A				10,W												f	一		1	*
	GRD	Chassis	22,2			13,3	10,0	13,4	,						36,					-			
	ENABLE											-			50 -	H			 			-	From LP1
3	EXADLE.	J22(1)		2	┝÷┯				-				-		-	\vdash		-		1		╁	Line 125 From Ext
1	ENGRETT	J16(6)	-	-				نئ	-	· ·		-	<u> </u>		•	 		С		 	35	╂─	From LPI
.:\$	LEFT	155(5)		3					-	 			-			·		 		2_		┼	Librio 134
		J16(A)	 	С					-	 	_	\vdash	-		-		1	A ·	_	-	╂—	╀	From Ext
7	RICHT	133(3)	<u> </u>	4					_			-				-	<u> </u>			3	1	<u> </u>	From LPI Line 123
•		J36(B)		D	ļ .	_		<u> </u>	<u> </u>	ļ	ļ.,		,.					В	<u> </u>		×	·	From Ext Source
9	(IN	J23 (4)		5 •	<u> </u>	<u> </u>		<u> </u>								3	. 10	<u> </u>	<u> </u>	•	<u> </u>		Not Used
10		318(D)		E.									<u>.</u>	<u>`</u>	, "		2	D		,	Ĺ		From Ext Source
11	LOOP	25 <u>5(e)</u>		7	7			, ,			,		1							6 ₁	•1	, ,	From LPI Line 108
13	CLEAR I	J22 (17)		15,				• •		1		. 1					,	T		, 6		\\ \frac{1}{2}	From LPI Line 12D
13	CLEAR I	AGAIA	1.	s							<u> </u>				, ,			. ,	1			18	-`
14	SMPT I	J22(0)		P			•		,	- 1	•	,š	,	٠	·	• • •		.÷					From LPI
15	BRFT I	31000 316(N)	1'	R														н		7	32		From Ext Starce
16	COUNTUP	J 23 (10)		20	·				,						-		•		广				From LPI
**		J15(P)		×	•		ı	-					/	4						10			From Ret
19	ENABLE MOONZ	J22(13)		عرد ا		* .				<u> </u>		L		-			-	-		_			From LPI
· ·	SHIMPE					,	•				2 🕏					<u> </u>	 		•	13		-	Line 150 From New Line 20 to LP1
19	COUNT	J34		T							2 7	<u> </u>	 				 	· · ′	\vdash	24		-	Line 27 From LPI
30	UP A COUNT UP A	J22(9)	;	18						<u> </u>			-	<u> </u>	-4	-	<u> </u>	-	ļ -	•	,	 	Line 100 From Ext or
21	COUNT DI			V		-			<u> </u>		1		-	<u> </u>	•			1		<u> </u>	33	 	API Line 85 From LPI
**		J22(13)		21	-		·,	_					_					Ŀ		12	 		Line 210 Fram Stat
**	COUNT	31000b		* .									υ				*						Annay (1000)
24	DN A	J22(11)	, y	19					s * '				Ϊ,					•	/	11	<u> </u>		Not Used
25		J16(K)	L,	w	:			٠٠,						-	-		.,	ĸ			34		From Ext Source
26	ARRY	J22(8)	,	6				٠ .					<u> </u>	١.		•				5			Not Used
27	OPEN	J16(E)		P	•			*					ř.,				2.7	Ė	E	•			From Ext Source
, 30	COUNT	A3A3(9)												•	,	•	· .		,				
20	SMPT LEFT -	A3A9(19)				•			\Box	-	•									•			
30	SHIPT	A3A2(10)							-											•			1
_	•			لينسحا		لــــا		بـــــا					·		-		٠.			L			

Table 4-2. Wiring Lists (Cont'd)

PAR	T D 5400A/E	(CONT'D)			7			,	,		, .	·	,				,	_	, .	·	· .	7	
/5										# E E E E E E E E E	THE THE PARTY OF T									 - 			REMARKS
31	SHIPT IN	A3A2(11)		11		7												. •)				•
32	OPEN	A3A2(J)		3 '	•				١	9 °					•								To A3 & A8 Only
33	CLOSED	A3A2(0)		0	J	,			,	J		·	·	,		:				``		,	To A3 & A6 Only
34	CLEAR 2	A3A2(14)	1	14				•	-		,		Ţ	٠.	-				1		;		
35	SHIFT 2	A3A2(13)		13										•			,						•
36	COUNT UP			10	Τ,		1 .								€.	,							
37	COUNT DN			17	U																•		•
38	COUNT UP		10	•	16	т			<u> </u>	,	V	,	,	•		4		•			,		, , ,
39	COUNT DN				17	ซ	-	•		,	Ť												<u> </u>
40	COUNT UP	A3A4(16)	<u> </u>			16	T			-			<u> </u>	,		P"							
41	COUNT DN			2	7.	17	U	7						•				·				,	
42	COUNT UP						16	т		<u> </u>	-			,			, : 4		,		1		
43	COUNT DN					-	17	Ų						7,	,	,		4,		!			•
44	COUNT,UP			·				16	J	1	·		1.,	·									· · · ·
45	COUNT DN	A3A6(17)						17	U				<u> </u>				/o	,			v		
A.	COUNT UP							4	16	т											,		•
47	COUNT DN		3.0				1	,	17	U											-	Ą	····
40	SAO .	J1(26)			2 ,		 		1	<u> </u>	, ,				26					1	 	-	From Memor Line 78
49	ĒĀĪ ,	J1(27)			В	 				<u> </u>		 			27	-				'		·.'	From Memor Line 79
50	3 A3	J1(28)	0		3	T .						<u> </u>		, ,	28	,						 	From Memor Line 80
51		J1(20)			c		·				<u> </u>				29						=		From Memor Line, 81
52	3 3,7	J1(30)	Ī.	-		2		F			,				30							1	From Memor Line 82
53	BAS	J1 (31)		.,		В		3							31		,						From Memor Line 83
54	5A6	J1(32) 7				3				<u> </u>					32						·		From Memor Line 84
55	SAT	Å(33)				С								·	33		,						From Memor Line 85
- 56	8A6	J1(34)		,			2		•						34				,				From Memor Line 86
57	SAF	J1(35)	<u>'</u>)				В								35						,	,	From Memor
58	8A16	J1(36)	. 7				3	<u> </u>		;					36	T-				1	,		From Memor Line 88
50	SATI	J1(37)				<u> </u>	C	,	•	-			<u> </u>		37	1			<u> </u>		1.7		From Memoi Line 89
60		J1(38)	<u> </u>		·	İ		2				 	-	<u> </u>	38	1	 		†	 	1	<u> </u>	From Memor

Table 4-2. Wiring Lists (Cont'd)

	•			, · 				Tab	1e 4	-z.	Wir	ing :	L18t	в (С	ont'	a) _					. •			
PA	RT D 5480A	/B (CONT'I)	•	*					`	• .	,	:	٠.	· A	·		•	,	•		٠		
/5		de la serie	Ser.					T D D	The state of the s	7 / S	A TOWN	3/3/3				2 / 2				1 / 2/2			REM	ARKS
61	8A13	J1(39)						В						·	39		ĺ						From Ma	mory
62	5A14	J1(40)		-				3						1,	40			,	, `				From Me	mory,
63	5A15	J1(41)		÷		,		С		<u> </u>					41								From Me	mory
64	SAJĄ	J1(42)					-	_;	2		<u> </u>		-	<u> </u>	42		<u> </u>			<u> </u>			From Me	mory
65	5A17	J1(43)							В						43								From Me Line 95	mory
66	SATS /	J1(44)							3						44		1						From Me Line 96	
67	SA19	J1(45)					T .		c		ė.				45								From Me Line 97	mory
68	8A20	J1(46)							2						46	-				·		- 1	From Me Line 96	mory
69	SAZI	J1(47)		7, 24			,		ь В		₩.			,	47	•	,						From Me Line 99	mory ,
70	5A22	J1(48)							3 e.i.	•				-	48		·						From Me Line 100	mory
- 71	ŞA33	J1(49)			•			•	С						49								From Me Line 101	mory
72	EXTACO	J17 J18 (A)	4		7	٠.				,						,		·	Α				From Ex Source	ternal
73	EXTACI	J17 (E) J18 (E)			6					Ŀ					·				E į			1	,	
74	EXTAC2	J17 J18 (K)			5	-	ļ <u>.</u>					-	,						K		٠,			
75	EXTAC3	J17 (P) J18 (P)	_		1	<i>)</i> .													P				**£.	
76	EXTAC4	J17 (U)			(7		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1										,	U .	• •				
77	EXTACS	J17 (Y)				6	<u> </u>						•						Y		14.			
78	EXTACS	J17 (E)	<u> </u>			5	L												5				. 4	•
79	ÉXTAC7	J17 (h) J18 (h)				4				-			•					4	ħ"					,
80		917 (B)					7				,								Ŕ	·				
81		J17 (f).		. -	٠,		6	,			-,		<u> </u>	<u>. </u>					ī					
,82		J17 J18 (X)					5							•	·				¥ .			••		
83		J17 (BB) ,	,				4		,	š ·								<u> </u>	BB		,	<i>(</i>).		1
.84		J17 (C) J18 (C)		<u>;</u>	<u> </u>			7		•				-	ŀ		P		c '		2,2			•
85		J17 J18 (H) J17 (A) *						6			٠,	, , ,		•		<u> </u>			H	<u>'</u>			·	
86		J17 J18 (M)*			, fa.		-	5	\A `		*	•				•			М					
- 67	· · ·	J17 (8)		,		N 2		4		•	•						,		8 4			* 4		
,98 -		J17 (W) J18 (W)			-			Ľ,	7.				ļ.,		•				w'			·	,	
		J17 J18 (E)		•			_	,	•			•			<u> </u>	,			T	_				
90	EXTACIS	517 (B) 518 (B)							5	-	X .		•				ì		₹ .	<u> </u>			4 .	

Table 4-2. Wiring Lists (Cont'd)

PAR	T D 5480A/I	CONT'D)		þ	•	-		,	.,.	,	1		. , .							<u> </u>		
1	A Sur		Sec.																				REMARKS
91	EXTACIO.	J17 (k)							4										£				From Externa
92	EXTAC20	J17 J18 (F)			ļ.;				,	,							1.		Ţ <u>.</u>		1		
93	EXTAC21	J17 J18 (V)		١,	1									1	1		1			<u> </u>			
94	EXTACES	J17 J18 (E)		1				°		5				Ì		5		 	ī			-	
95	EXTACES	J17 J18 (DD)				1.				4	1	•			1		1		DD			-	From Externa
96	SHIFT	A3A7(B)									1				1					22			To LPI
97	AC0	A3A3(20)			20				 	† • • • • • • • • • • • • • • • • • • •	w				1	 			В			 	Line 196 To Ext Source Mem Line 52
98	AC1	ASAS(X)			×				<u> </u>	1 (v				2		-	\vdash	F	 		1	To Mem Line
99	AC2	A3Á3(21)	21		21	o				1	1	6		1	3		†	T	L	1		<u> </u>	To Mem Line
00	AC3	A3A3(Y).,	20		Y			<u> </u>	1		'n	7	r#s.					 	R				To Mem Line
01	AC4	A3A4(20) 2	19			20						F		-	5				v				To Mem Line
02	AC5	A3A4(X)	18		,	x				٠.		н		 	6			 	z			\vdash	To Mem Line
03	AC6	A3A4(21)	17			21						:	6		7				ā			 	To Mem Line
04.	AC7	A3A4(Y)	16			Y							7						J		<u> </u>		To Mem Line
05	AC8	A3A5(20)	15				20						F		9				ē				To Mem Line
06	AC9	ASAS(X)	14			'n	x	•					Н		10				ū				To Mem Line
07	AC10	A3A5(21)	13				21								ı,				y y		9		To Mem Line
08	AC11	A3A5(Y)	12			١.,	Υ								12	·	1		CC			-	To Mem Line
09	ACI2	A3A6(20)	Y				- 7,	20 ,			- V-				13				D				To Mem Line
10	AC13	AJA6(X)	X					x						<u> </u>	14				,				To Mem Line
11	AC14_	A3A6(21)	w					21			,	(' بر	4	·	15			N.	N				To Mem Line (
12	AC15	A3A6(Y)	٧					Ү.	٠.			•			16				Ť			<u> </u>	To Mem Line
13.	A616	A3A7(20)	U	1		\			20						17				×				To MempLine
4.	AC17	A3A7(X)	T T						x						18				Б				To Mem Line (
5	AC18	A3A7(21)	8	*					21	- 3			1		19				7				To Mem Line
6	AC19		Ŕ						Y .					l	20				m	•			To Mem Line
17	AC20	A3A8(20)	P				*			10	7			1	21				Ī :				To Mem Line 1
•	AC21	ASA8(X)	N							x					22				¥		`		To Mem Line 1
•	AC22	A3A6(21)	M'		,				,	21			,		23	•			A		-		To Mem Line 7
ю .	AC23	ASAG(Y)	L	,			:			Υ.					24				EE		-		To Ext Source Mem Line 75

Table 4-2. Wiring Lists (Cont'd)

-						· ·			:		•			١	•		, ·	•)
ΆR	T_D 5480A.1	B (CONT'D)	,	, .						>									Ŷ			
/3	A Septiment	gy day	THE PARTY OF THE P	1 / E					STORES STORES		THE PARTY OF THE P								7/2			REMARKS
21	ĀC0	A3A3(V)			V.					18												·
22	AC3	A3A3(15)	·		15	5																
23	AC4	AJA4(V)			18	v										Ţ						
24	AC7	A3A4(15)	-			15	s	-		=									-			
25	ACO	A3A5(V)				18	V			-												
26	ACII	A3A5(15)					15	s														
27	AC13	ABAG(V) '					18	V														
28	AC15	A3A6(15)						15	8	_								/			-	
29	AC16	A3A7(V)						18	V													
3 0	AC19	A3A7(15)	٥.						15	8												
31	AC20	AJAŠ(V)							18	V			<u> </u>									
12	AÇ23	A3A8(15)			s ,					15				L.							ľ	
13	PRESET TOTAL 10	J 22 (15)	11				·												15			From LPI Line 74
34	PRESET TOTAL 10	J22(16)	10			<u> </u>	<u> </u>		١,-										16	_	<u> </u>	From LPI Line 75
5	PRESET TOTAL 10	J22(17)	,			<u> </u>													17		Ľ,	From LPI Line 76
36	PRESET TOTAL 10	J22(18)	<u> </u>									1			<u>.</u> .	<u> </u>			18		ļ	From LPI Line 77
37	PRESET TOTAL 10	J22(19)	7							<u> </u>		,							 19	<u>'</u>		From LPI Line 78
36	PRESET TOTAL 10 ⁷	J22(20)	6	<u> </u>		<u> </u>		-						<u> </u>					20		<u> </u>	From LPI Line 79
39	PRESET TOTAL	AJA1(F)	F	<u> </u>	<u> </u>	-	<u></u>		سبد. ،							ļ. 	_		 21			From LPI Line 149
10	PSD2	AJA1(K)	K_								·		_						46	_	_	To LPI Line 138
	· ·	A3A1(J)	1		./	_	_			_			<u> </u>		ļ	Ļ÷	<u> </u>		 45	ļ	-	To LPI Line 198
43	ENABLE COUNT PAR ENABLE COUNT PAR	178(FL) E	٠ ,		,	-	<u> </u>	ļ		<u> </u>			<u> </u>	E.			ļ	M		<u>. </u>	-	Source
43	COUNT PAR ENSHIFT	J 22 (31) J16(L)	 			ļ	ļ			<u> </u>	٠ ٢		<u> </u>	5				<u> </u>	 31		ļ	From LPJ Line 108
14	RT PAR ENSHIFT	J26 (11)	<u> </u>			ļ			-	\vdash			<u> </u>	F				L ` .		11		From Ext Source
15	RT PAR	JŽ2(29) £18(Y)	4 3		-	, F 1								6			_		29			Not Used
*	DI PAR Enshift	336(16)	11.0		<u> </u>		_		٠					Ħ			6			10	ļ	From Ret Source 3180)
	in par Enable	J22(30)	<u> </u>	<u> </u>										7			ļ		 30	·		Not Used
	DAR TO PAR ENABLE	J32(28)		1										9				<u> </u>	 28			Not Used
19	DAR TO PAR ENABLE	116(9)	ļ	<u> </u>	\	<u> </u>					7			10				8	<u> </u>			From Ext Source
	PAR TO	122/41)	, ,		\mathbb{N}								l	l.,				1	١	l	ĺ	From LPI

Table 4-2. Wiring Lists (Cont'd)

PAR	T D 5406A/	B (CONT'D)								· ·				. 1								<u>.</u>	
/4			No. of the last of									3 /S						/ /	/ / !/				REMARKS
51	100	J23(40)			1			,		ſ				18						40			From LPI Line 204
542	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	J22(42)							CZ.					20	·	١.							
	WAY.	J22(36)		,				T			1			11		1				38	<u> </u>		Not Used From LPI Line 109
	CLEAR DAR A	J23(36)		-		-	\vdash		 	 				13	-				_	26	<u> </u>	-	From LPI Line 207
	MAPT PAR A	J26(6)	\vdash							 	1		-	R	-	 			`	 	6	1	Not Used
	SMEPT PAR A	J16(N)	T	,										14				M					From Ext Source
	PARA	J22(36)	†					 -			 - -		`	15	-					39	†		From LPI Line 112
	SKT DAR B	J22(40)	T						 	 	 			1	 	-	1			48	1		From LPI Line 203
	COUNT	A3A12(M)	<u> </u>				 			 	11	11	11	M								X	
-	SMPT RT PAR	A3A13(K)									9	9	ور	K			†			_	1		
	SHIFT IN PAR	A3A12(J)		 						<u> </u>	8	8	8	,,					·	 			
-	DAR TO	A3A12(L)							1		10	10	10				†	1			 .		
-	PAR TO HOLD	A3A12(X)								†	20	20	20	×	 				-	_	 -		
	DAR 700	A3A12(W)			1						19	19	19	ŵ				-		-	 		
65	AC TO HOLD	A3A12(Y)				Ì					21	21	21	Y									
86	CLEAR PAR B	A3A12(U)									U	U	U	U					÷,	 			
-	CLEAR DAR B	A3A12(V)	T	 				7			† <u>~</u> -	v	 	·v			 				<u> </u>	·	
	SHIFT PÁR B	A3A12(N)								 	12	12	12	N	-)	† - -	-	
	SET PAR B	A3A12(17)				-					17	17	17			ļ	(-		
	SET. DAR C	A3A12(18)	†	<u> </u>		 		 		<u> </u>	18	18	18			-	 			ļ .			
		7000	厂			,				Γ	M		10				M						From Bat Course 315(M)
		223									H										4		From But Bource J15(0)
		1000										•					*				,		From Ent Southe J18(W)
	7.4.5	233										c	•								•		From Ent Source J15(E)
3	3	22															•				•		From the Succes 315(8)
									`			8									30		Proce But Source Jib(E)
		2003						Ţ.						 			7	1	•	-	,		Press But Source J10(F)
										1				<u> </u>		7	•			-	*		Proces that Source Jib(Y)
9		进.	M					-					,		-	-				_	27		From Set Source J16(8)
	2.85	1220	1	-	1		-		 		-		_	 	 		ļ -		<u> </u>	-	 	-	Free Set

Table 4-2. Wiring Li

							7	[abl	e 4-	2. 1	Viri	ng L	ists	(Co	nt'd)						٠,	
PAR	T Q 5480A/I	B (CONT'D)				K	,						,			•		ر ا					
/	A STATE OF THE PARTY OF THE PAR	ST BOOK	C. A.					* E E E E E E E E E	Same to	* * * * * * * * * *	1									 - -			REMARKS
31	advance, Dar-1	J22(27)									p.									27			From LPI Line 165
12	SHIFT RT PAR A	A3A10(R)							•	₹.	14	R			`				j.				
13	advance Par+2	J22(33)									•							~		33			Not Used
14	ADVANCE PAR+4	J22(34)									7									34			Not Used
15	ADVANCE PAR+1	J22(32)				<u> </u>					4					*	-			32			From LPI Line 206
*	ADVANCE PART+1	J16(P) J26(7)		-							D							P			7		From Ext Source
17	ADVANCE PAR-1	J22(35)									5									35	·		From LPI Line 206
18	ADVANCE PAR-1	J26(8)									E							R.					From Ext Source
19	GATED UP SOMHZ PAR	J26(17)									3			•						36	17		To LPI Line 211 From API Line 33
0	SW HET	J22(47)									В		٠							47			From LPI Line 200 To LPI Line 210
1	GATED DN 20MHZ PAR ENABLE	J26 (42)									С									37_	48		From API Line 32
2	PARTO	J15(AA) J16(AA)	<u> </u>									7.7		T			M	M	^				From Ext (See Line 150)
3	ANO	A3A9(Y)			<u> </u>			ļ		· 	Y					3		ħ		ļ	14		To Mem Line 10 To API Line 41 To Mem Line 11
	ANI	AJA9(X)	_	,							x					4		7			39		To API Line 42 To Memory
_	ARE	A3A10(2)	В		<u> </u>	ļ						2			,	5	_	-			-		Line 12 To Memory
	XIG.	A3A10(3)	C									3				6				· 			Line 13 To Memory
-	ARI	A3A10(4)	D		·							4				7							Line 14 To Memory
-	ĀR5	A3A10(5)	E				-		_		7	5		,	ļ	8							Line 15 To Memory
	ARE	A3A11(2)	2			-		,	₹				2			9	-	 		·			Line 16 To Memory
	AR7	A3A11(3)	3	-			<u> </u>	-					3		-	10							Line 17 To Memory
	ARS	A3A11(4)	4			 				•			• 4			11				-	-		Line 18 To Memory Line 19 & Ext
	ARS COUNT UP DAR A	A3A11(5) A3A9(13)	5			Ė				,	13	P	5			121	-	Z					Source
)4	COUNT UP DAR B	A3A10(13)	 			 					12	P 13	P		<u>-</u>		•	-					
x	PART	ASAS(K)									ĸ							ī			13/		To Ext Source
**	COUNT UP PAR A	A3A9(15)				 					15	8				П	*				,		×
	COUNT ON PAR A					.,					16	T											
	SHIPT RT PAR B	A3A11(R)						<u> </u>				14	R	r.		Þ	- 4						
	SHIPT RT PAR C	J16(b)		ì									14			-		Б			12		From Ext Source
_	COUNT UP											15	8					-					- Tom Bat Goot C

PAR	T D \$460A/I	(CONT'D)	,	1			·	:	,		,			,	•	,	· ·	.,		•		· -	, , , , ,
	No. of the last of		Si A					7 E E E E E E E E E	To the second se	7 / 6 / 6	THE PARTY OF THE P					[2] 2							REMARKI
11	COUNT DI PAR B	A3A10(16)	•		,							16	T									٥	
13	COUNT UI PAR C	A3A11(15)											15				•			43			To LPI Line 10
13	COUNT DI PAR C	V2V11(10)											16	_						44			To LPI Line 199
14	CLEAR DI PAR A CLAC 19	116(1) 116(1)												12			Ŧ	T					From Ext See Line 153
15	SETAC 18	J32 (14)		 					19						-					14	`	`	From LPI Line 192
16	PAR+4 ADVANCE	J16(W)			_			_	8		Н			<u></u>		<u> </u>		₩			·		From Ext Source
17	PAR+2	J16(9)				_	_	<u> </u>	_		r	_				•		<u> </u>		Ļ			From Ext Source
					_	ļ <u>.</u>	ļ	 				<u> </u>	-	<u> </u>									
				<u>'</u>	-																		
450	in table	Profited &	***	d belo	you	inst	umen	-		1		-				•							
	m 1200				•		-	_						<u> </u>	٠.								٠ - ت
_				<u> </u>	×0	_	-	ļ			_			-	ť								
		6		┟╌	-			 			<u> </u>							£				***	
_								 			\vdash				,			ندد			<u> </u>		
				-				-						<u> </u>									
-			• • • • •	 						•												_	•
		. ,		<u> </u>											•	*	, .		٥	· ·		<u> </u>	
`.							 		· ·	<u>. </u>							. ,			·			
	•		 -	!				 			-				-	-							
		<u> </u>										<u> </u>					,				,		
:						<u> </u>				 -		43									•		,
		,				, ,		<u> </u>											1				
1						`					1									,	14		
													•	4	• (
												•								,	, ,		,
	0	•						ı.								,			\ \ \ \				ł
·					:												*		N.				
٠								•												`	,	,,,,	
							•								•								•

Model 5480A/B

Table 4-2. Wiring Lists (Cont'd)

Table 4-2. Wiring Lists (Cont'd)																							
				AN	LIGH D FLI	P-TU	OP .		5 POY UPPL	Ϋ́,		/ . :	•		•	•							•
PAR	TE 5480A/	B A4SWIT A5 POW	ER SU	PPĻY	SECT	ION '	l (LIGI Wiring	HT DR	IVER	AND I	FLIP- 4-10	FLOP)).		,	•	, ri		. • .	•			
·					3			/ - <i>j</i>		/ ·			1:/	1.	/: /	1.	1					1.	
	//	4	ST	A			Ž		'/				/:	./	./	<i>F.</i>					\mathcal{I}		
1		ş / 5	5 .		" <i> </i>	/ /		{\$3}/	/ /		/ /	/- /		/ /	/ /			/. /	/· /	7· /	/ /		X /.
/\$		Sept.	13			/\$	10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		/5	/\$	/3	/3	1	:/\$?/		/				\int .	/	REMARKS
1	CLEAR ACCUM.	A3A2(S)_	A(15)	T										EE		6				1			Also From Clear Display Push Buttons
2	+12V	A5A1(2)		,	•	.2	-		5	4 ,	.4						. 25		·	1			To All Sections
3	-12V	A5A1(14)-				4			12	12	12					.;		Τ,			_	٠٠,	To Ali Sections
4	; +5V	A5A1(8)	B(22)			8		_	7, 14	2	2, 10					-33				.,		١.	To Main Frame. Logic Line 1
5	-7.5V	A5A1(15)				15			6, 13							,	6	,			2		To Memory Line 4
6	'+50V	Á5A2(5)		-			5				·					•							To Display Section Line 9
7	-50V	A5A2(14)					14									:				и.,			To Display Section Line 7
8	+200V	A5A2(6)	<u> </u>	•		1	6		Δ	`,								<u> </u>	٠,		Ľ		To Display Section Line 8
ė	GRD	Chassis	B(1)		_	i	1		1,8	1,9 8,16	1,9 8,16	0				•		,					To All Sections
10	+19.5	J3(10)	A(2)						10		6						•						From Memory Voltage Reg.
11	-19.5	J3(11)	A(1)						11		14		•	,								Ĺ	From Memory Voltage Regu
12	RESET LAMP DR	A4A1A(3)	A(3)			· ·			ļ. 				`			1							To Reset Lamp D52
13	STOP PBM	A4S2(2)	A(10) B(4)				<u> </u>			1.		,		вв				·			1	, ,	Tied to Line 27, Set L Stop
14	DISPLAY PBM	A454(2)	A(14)											cč		'	*				,		
15	STOP LAMP DR.	A4A1B(13)	B(13)						14	•							٠			-			To Stop Lamp A4D62" *
15	DISPLAY LAMP DR.	A4A1B(18)	B18)	<u> </u>			2												,		0		To Display Lamp A4D64
17		A4A1B(20)	B(20)								,			·				,,,					To Record Lamp A4D65
18	RECORD PBM	A485(2)	A(16)		7.							47	3	DD "				,			•	<u>\</u>	To LPI Line 200
19	L DISPLAY	A4A1B(19)	B(19)		<u> </u>		`		<u>'</u>		•	38					*				·	,	To LPI Line 139
20	L STOP	A4A1B(14)	B(14)									40		Ċ	,		•		•		,	·	To LPI Line 153
21	DIŞPLAY PBH	A4A1A(21)	A(21)									33				,							To LPI Line 151
22	record PBH	A4A1A(22)	A(25)					•				34	•	,					, ,				To LPI Line 152
23	SET-L DISPLAY	J23(28)	B(8)			<i>\$</i>		•		,		28	- 10-			-				. ;			From LPI Line 157
24	L RECORD	A4A1B(21)	B(21)	•				<u> </u>				39											To LPI Line 145 & API Line 93
25	SET-L RECORD	J23(29)	B(10)		<u> </u>		<u> </u>	.,		•		29										, -	From LPI Line 158
26	STOP PBH	A4A1A(19)	A(19)					_				35	<u></u>					3.	<u> </u>	•		3.	To LPI Line 146
27	SET- L STOP	J23(30)	B(4)°		_						1	30		~	,	*		י					From LPI (156 See Line 13
28	START PBH	A4A1A(18)	A(18)			<u> </u>				6	<u></u>	31			L.,					b	,		To LPL Line 143
29	SET-L START	J23(26)	B(2)		7						<u>. </u>	26	,	i.				*					From LPI Line 154
30	L START	A4A1B(15)	B(15)		<u> </u>	₹						36			•					•		ر. ا	To LPI Line 84

Table 4-2. Wiring Lists (Cont'd)

				Vido	FLIP	-110	_		S PO UPPL) <u> </u>	<u> </u>	,	. (, <u>.</u> .		•	7.5						
PA	RT E 5480A	∖B (CÓN1.1		•	7	7.	,	7	7	7	7	·		7	,	· .	/	<i>j</i> .	7	7	,	7	, , , , , , , , , , , , , , , , , , ,
			Se la																				REMARKS
1	START LAMP DR.	4			•		·			,			,							•			To Start Lamp A4DS1
3	START		V(9)	, .	٠.	-					*/	41		ī								-	From Ext Source
,	LINE SYNC	AST1	•		•	_				à					-						_		To LPI Line 21
4	+16V	* .		••					10									44 445		,	,	Ξ,	To Memory Line 8
5	+35V .	•							2						rí -	. , 5			a		•		To Memory Line 9
	POWER SENSE	AST1							2				3		E.	,							To Memory Line 76
,	POWER SENSE	AST1						í	9			. `		4						,	·	•	To Memory Line 77
	CLEAR 1	A4A1A(15)	A (15)		•														٠,	٠			To Memory Line 13
_			Ŀ		``	_	_				,		<u> </u>				١	•			_		<u> </u>
		•				,							<u> </u>						•	<u> </u>	,		•
		•						•							1			- 3.		_		,_	•
_			•	<u> </u>					, ,					_	•		•	7		<u>.</u>			
	× · · · · · •	h .	<u> </u>							-			<u> </u>		, "					-	-	<u>. </u>	
-		•	 	1			_					,					•						
_			-			i i							·			•	- √x		*		•		•
-		1		έ,		-	<u> </u>	- 53		,	-			 - -							1		
, •	€					<u> </u>	:			,	-			ļ					٠.			**	, ,
		•			4	<u> </u>	-	-		,			┝	_	ί.	٠,							
	. باهر	, ,,,	 									1	• •	-	,					•		-	
\neg							_		•	9	•				•						•		
	1	•						٠				• ,		<u> </u>					, ,				
	÷							÷		7		•	h						•	<u> </u>			
•					٠,								Y	(,		*	``			•	<u> </u>	
		1			5 :			1.			•		29 H			,				,		4 -	
			ů,			8		•	`	_				3	,		Ţ						• •
				1	,			٠									- (•		•	•		
_,		0.					,				,		714		i.		4			•			
		1	•			5											,				(4)	<u>, </u>	
1	• **.				•							1						,					

Table 4-2. Wiring Lists (Cont'd)

PART F 4480A	/B INPUT/QUTPU	IT CONNECTORS
Wiring Diagram: no		
1. MATING CONNE	CTORS	
	, 🔊	
Determine	Instrument Connec	
Reference Designation	Type (HP Part No.)	Type (HP Part No.)
J4-11, 13, 14, 19, 29-35	BNC Female	Standard BNC male
J15-18	Body: Winchester	Body: Winchester
010 10	MRAC 50 S6	MRAC 50P8
	(1251-1921)	(1251-1918)
	Pin, female, 2-wir Winchester 100-10	
	(1251-1911)	(1251-1908).
	Pin, female, 1-wi Winchester 100-10	
	(1251-1909)	022S 45-50H33/ES69 (1251-1922)
	Mtg. screws (set):	Shell: Winchester
	Winchester J602 (1251-1911)	XMRE 50-1000 (1251-1924)
	(1201-1911)	
		Mating Cable: (05495-60038)
	N.	
J20	Connector: Power	
	3-pin male (1251-0148)	(8120-0078)
J36	Connector: female ribbon, 14-contact	· · · · · · · · · · · · · · · · · · ·
- / .	Amphenol or Cinch	
*) :	type 57-401/40	type 57-30140
•	(1251-0143)	(1251-0142)
AlJ1	Connector: banana	Connector: banana,
•	female	male
	(1251-0463)4	
2. CONNECTOR W	RING	
Connector	Signal Name	Signal Description
- Dointector	Signal Name	Signal Description Connection
J4 SAN	IPLE INPUT	Frequency: < 20 kHz Pulses, L = 0V J27(15)
		or more negative, H = +2V or more API line 94 positive
_	•	
J5 SAN	IPLE OUTPUT	Sample pulses, 1000 pulses per sweep. J23(23)
		L = +0.4V or more negative, H=+2.5V LPI line 166 or more positive
46 , , , , , , , , , , , , , , , , , , ,		
J6 NOI	SE OUTPUT	Train of voltage pulses whose ampli- tude equals difference between INDUE
		tude equals difference between INDUT API line 24 and AVERAGE. Amplitude is pro-
		portional to CRT display of NOISE
		(0.5V per cm of deflection). Can be gated with Z-AXIS OUTPUT
		RALEU WIIN 7.54 AIRBOUTPITT

Table 4-2. Wiring Lists (Cont'd)

3-	•		
Connector	Signal Name	Signal Description	Connectio
37 '	NEG SYNCH OUTPUT	Negative pulse at start of each sweep (before PRE-ANALYSIS DELAY). Level: -12V; Width: >0.5 usec	J27(14) API line 98
J8 `	POS SYNCH OUTPUT	Positive pulse at start of each sweep (before PRE-ANALYSIS DELAY). Level: +12V; Width: >0.5 usec ;	J27(39) API line 97
, PT,	HORIZ DAC OUTPUT	Sweep ramp. 0V to +10V; 0.2% linearity	J26(45) Display line
J10	VERT DAC OUTPUT	-4V to +4V, proportional to CRT display)1.0V per cm deflection); 0.2%	J33 (BNC) Memory line
J 11	Z AXIS OUTPUT	+5V blanking pulses (can be used to gate NOISE OUTPUT)	A1A1(15) Display line
J12	EXTERNAL DATA INPUT		
J12(1-12) J12(13-24)	Not used		J27(1-12) J27(26-37)
J13	POINT PLOTTER SEEK	Positive pulse tells Point Plotter to seek a null. Level: +10V; Width: >50 usec	J27(44) API line 101
J14 ·	POINT PLOTTER PLOT	Positive pulse from Point Plotter indicates plot is complete. Level: >+2V; Width: 200 nsec	J27(45) API line/92
J15-J18	SYSTEM LOGIC INTERCONNECTION		

<pre> © © © © © © © © © © © © © © © © ©</pre>	
000000000000)
000000000000	
©®®®®®®®©®©®®	
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

J15-J18 NOTES:

H = +2.5V or more positive voltage level L = +0.4V or more negative voltage level N = negative pulse, 200 nsec wide (H to L to H)
P = positive pulse, 200 nsec wide (L to H to L)

A = voltage step from L to H (positive step)

LE = trigger (clock) on leading edge of pulse.

B = voltage step from H to L (negative step)

TE = trigger (clock) on trailing edge of pulse.

J15 and J17 are only on 5480A's with serial prefixed 852- and below.

Connector

J15(A)

J15(B) J15(C)

J15(D)

J15(E)

J15(F)

J15(H)

J15(J)

J15(K)

J15(L)

J15(M)

₩15(N)

J15(P)

J15(R)

J15(S)

J15(T)

J15(U)

J15(V)

J15(W)

J15(X)

J15(Y)

J45(Z)

J15(a)

J15(b)

J15(c)

໌- J15(d) :

J15(e)

J15(f) J15(h)

J15(j)

*See J15-J18 Notes.

PART F (Cont'd)

Signal Name

J15 SYSTEM LOGIC INTERCONNECTION A

Not used

Not used CYCLE

EN SHIFT IN

SET.VERT

CLEAR 1

SHIFT 1

Not used

Not used

Not used

EXT AR 0

EXT AR 1

SET DAR

SET HORIZ

EXT AR 2

READ , .

WRITE

Not used

EXT AR 3

EN SHIFT

EXT PREP

EXT AVE

EXT AR 4

START ADC

SET L DISPLAY

Not used

IN PAR

SHIFT PAR A

EN C UP 20 MHz

EN C DN 20 MHz

CLEAR PAR A

Connection

Mem-line 38

Mem line 26

A3A2(S) MFL line 13

MFL line 15

, A3A2(R)

A3A9(M)

A3A12(14) MFL line 156

A3A2(X)

A3A9(N) MFL line 172

A3A12(12) MFL line 214

Mem line 126

Mem.line 40

MFL line 173 P2(43)

Mem.line 34

Mem line 36

A3A10(C) MFL line 174

MFL line 146

J23(1) LPI line 106

J23(2) LPI line 105

A3A10(D) .

MFL line 175

J23(3)
LPI line 157

LPI line 73.

02850-1

J23(6)

A3A12(H)

A3A10(B)

J2(39)

J2(42)

P2(44)

MFL line 171

MFL line 17 A3A2(Y)

MFL line 23

A3A2(E) MFL line 10

J2(15)

Table 4-2. Wiring Lists (Cont'd)

N, LE

N, LE

L=TRUE

L=TRUE

L=TRUE

L=TRUE

L=TRUE

L=TRUE

N, LE '

N, LE

N, LE

N, LE

¿L=TRUE

L=TRUE

N, LE

N, LE

L=TRUE

Output, N, LE

Output, L=TRUE

L=TRUE

L=TRUE

N, LE

N, LE

Signal Description*

Connection

A3A10(E) MFL line 176

J23(7), J27(19) LPI line 107 API line 79

J23(8) LPI line 153

MFL line 177

A3A11(C) | MFL line 178

A3A11(D) MFL line 179 A3A12(T)

MFL line 192

A3A11(E)

MFL line 180

A3A2(C) MFL line 6 A3A2(D)

MFL line 8

MFL line 4:

MFL line 27

A3A2(V) MFL line 21

A3A2(W) MFL line 25

MFL line 144

A3A12(E) MFL line 142

A3A9(D) MFL line 186

MFL line 188
. A3A12(10).

MFL line 148

A3A9(E)

A3A12(F)

A3A2(B)

A3A2(F)

-A3A11(B) -

	• "	
Table 4-2.	Wiring Lists (Cont'd)	
`		

PART F (Con		
Connector	Signal Name	Signal Description
J15(k)	EXT AR 5	L=TRUE
J15(m)	Not used	
J15(n)	CS ATTACHED	L=TRUE
J15(p)	L STOP	Output, L=TRUE
J15(r)	EXT AR 6	L=TRUE
J15(s)	Not used	
J15(t)	Not used	
J15(u) J15(v)	Not used EXT AR 7	L=TRUE
•		
J15(w) J15(x)	Not used Not used	
	Not word	
J15(y) J15(z)	Not used EXT AR 8	L=TRUE
J15(AA)	ENABLE PAR	L=TRUE
	TO HOLD	
J15(BB) J15(CC)	Not used Not used	
J15(DD)	EXT AR 9	L=TRUE
J15(EE)	Not used	
J15(FF)	GRD	
J15(HH)	* GRD	
, J16 SYSTEM	LOĞIC INTERCONNI	CTION B
J16(A)	EN SHIFT LEFT	J. N. LE
J16(B) 🔨	EN SHIFT RIGHT	N, LE
J16(C)	ENABLE COUNT	N, LE
.J16(D)	Same as J15(D)	
J16(E)	EN OPEN LOOP	N, LE
	and the second second	
J16(F)	Same as J15(F)	
J16(H) J16(J)	Same as J15(H) EN C UP A	N, TE
J16(K):	EN C DN A	N, TE
J16(L)	EN SHIFT RT PAR	N, LE
	EN COUNT DAD	
710/20	EN COUNT PAR	N, LE
J16(M)		
J16(N)	Same as J15(N)	N. more
J16(N) J16(P)	Same as J15(N) ADVANCE PAR +1	
J16(N)	Same as J15(N)	

4-110

۸.

02850-1

PART F (Con	it'd)		6
Connector	Signal Name	Signal Description	Connection
J16(T)	Same as J15(T)		•
J16(U)	Same as J15(U)		•
J16(V)	/ Same as J15(V)	NT MICH	70/10\
J16(W)	MOD HOLD	N, TE	J2(16) Mem line 51
J16(X)	Same as J15(X)		
J16(Y)	Same as J15(Y)		
J16(Z)	AR 9	Output; L=TRUE	A3A11(5)
J16(a)	PAR 0	Output; L=TRUE	MFL line 202
	FALLU	Output, 12-1ROE	A3A9(K) MFL line 205
J 16(b)	SHIFT RT	L=TRUE	A3A11(14)
J16(c)	PAR C SAAR 0	L=TRUE	MFL line 209 J2(28)
			Mem line 125
J16(d)	SBAR 0	L=TRUE	J2(29)
J16(e)	SBAR 1	L=TRUE	Mem line 124 J2(30)
			Mem line 122
J16(f)	SAAR 1	L=TRUE	J2(31) Mem line 123
J16(h)	ĀR 0	Output; L=TRUE	A3A9(Y)
Mela	AR 1	O de la companya de l	MFL line 193
J 16(j)	ARI	Output; L=TRUE	A3A9(X) * MFL line 194 .
J16(k)			
. 918(k)	main srg	L=TRUE	J23(43)
J16(m)	SUB SRQ	L=TRUĘ	LPI line 193 J23(44)
T18/n\	MBSL ~~		LPI line 194
J16(n)	MEST	Output; L=TRUE	J23(46) LPI line 39
J16(p)	OUTPUT MPX \	Output; L=TRUE	J23(12)
J16(r)	L DISPLAY	Output; L=TRUE	LPI line 110 J23(11)
		July 2-1102	LPI line 190
J16(s)	CHANNEL	* _mmaxx	÷
a roʻ(e)	. COMMAND	L=TRUE	J27(18) API-line 40
J16(t)	+5 volts	Output	
#J16(u)	SAAR 2	L=TRUE	J2(32) Mem line 128
J16(v) -	SAAR 3	L=TRUE	J2(33) ,
118/m	ADVANCE PAR +4	Letrue	Mem line 129
J16(w)	ADVANCE PAR 14	T=1K9E	A3A9(H) , MFL line 216
710/->	A DATE A SOOT DATE OF		
' J16(x)	ADVANCE PAR +2	L=TRUE	A3A9(F)
J16(y)	INTENSITY MOD	L=TRUE	MFL line 217 * A1Â1(13)
J16(z)	START PBM	I_MDIIE	Disp line 16
	SIARI PDM	L=TRUE'.	A4A1A(8)
J16(AA)	Same as J15(AA)	*	
J16(BB)	STOP PBM	L=TRŲE	A4A1A(8)
		₹	LE & FF line 13
J16(CC)	DISPLAY PBM	L=TRUE	A4A1A(14)
J16(DD)	RECORD PBM	L=TRUE	LD & FF line 14 A4A1A(16)
			LD & FF line 18

Table 4-2. Wiring Lists (Cont'd)

PART F (Con	t'd)		
Connector	Signal Name	Signal Description	Connection
J16(EE)	CLEAR DISPLAY	L=TRUE	A4A1A(15), A4A1B(9) LD & FF line 1
J17, J18 SYS at indicated p	STEM INTERCONNECTION of either connector.	N C1, C2. These connectors are wired in pa	1
A	EXT AC 0	L=TRUE	A3A3(7) MFL line 72
В	AC 0	Output, H=TRUE	A3A3(20)
C	EXT AC 12	L=TRUE	MFL line 97 A3A6(7)
D	AC 12	Output, H=TRUE	MFL line 84 A3A6(20)
			MFL line 109
E	EXT AC 1	L=TRUE	A3A3(6) MFL line 73
, F	AC 0	Output, H=TRUE	A3A3(X)
н	EXT AC 13	L=TRUE	MFL line 98 A3A6(6)
1	AC 13	Output, H=TRUE	MFL line 85 A3A6(X)
		Carpat, 11-11:02	MFL line 110
K	EXT AC 2	L=TRUE	A3A3(5) 🔫
L CO	AC 2	Output, H=TRUE	MFL line 74 # # A3A3(21) **
M	EXT AC 14	L=TRUE	MFL line 99 A3A6(5)
′			MFL line 86
N	AC 14	Output, H=TRUE	A3A6(21) *** MFL line 111
P\d	EXT AC 3	L=TRUE	A3A3(4)
R	AC 3	Output, H=TRUE	MFL line 75' A3A3(Y)
			MFL line 100
S ; ,	EXT AC 15	L=TRUE	A3A6(4) MFL line 87
T	AC 15	Output, H=TRUE	' A3A6(Y) MFL line 112
ı,	EXT AC 4	L=TRUE	
			A3A4(7) / MFL line 76
v .	AC 4	Output, H=TRUE	A3A4(20) MFL line 101
w '	EXT AC 16	L=TRUE	A3A7(7) MFL line 88
X, °	AC 16	Output, H=TRUE	A3A7(20)
.	DVM ACCE		MFL line 113
Y	EXT AC 5	L=TRUE	A3A4(6) MFL,line 77
Z	AC 5	Output, H=TRUE	A3A4(X) MFL line 102
` a	EXT AC 17	L=TRUE	A3A7(6)
b	AC 17	Output, H=TRUE	MFL_line 89 . Å3A7(X)
			MFL line 114

(Table 4-2. Wiring Lists (Cont'd)

i otoon/ D	ساهات ۱	-		:
4				
		•	Table 4-9	Wiring Liete

DADE E /c		able 4-2. Wiring Lists (Cont'd)	· · · · · · · · · · · · · · · · · · ·
PART F (Cont'd)			\
Connector	Signal Name	Signal Description	Connection
C.	EXT AC 6	L=TRUE .	A3A4(5)
d	AC 6	Output, H=TRUE	MFL line 78 A3A4(21)
e	EXT AC 18	L=TRUE	MFL line 103
			A3A7(5) MFL line 90
	AC 18	Output, H=TRUE	A3A7(21) MFL line 115
h	EXT AC 7	L=TRUE	
			A3A4(4) . MFL line 79
	AC 7	Output; H=TRUE	A3A4(Y) MFL line 104
k	EXT AC 19	L=TRUE	A3A7(4)
m	AC 19	Output, H=TRUE	MFL line 91 A3A7(Y)
- 1054 	A		MFL line 116
n	EXT AC 8	L=TRUE	A3A5(7)
p	AC 8	Output, H=TRUE	MFL line 80 ^ A3A5(20)
r	EXT AC-20	· L=TRUE	MFL line 105 A3A8(7)
	AC 20°		MFL line 92
	AC 20	Output, L=TRUE	A3A8(20) MFL line 117
	EXT AC 9	L=TRUE	A3A5(6)
			MFL line 81
•	AC 9	Output, H=TRUE	A3A5(X) MFL line 106
V	EXT AC 21	L=TRUE	A3A8(6)
w	AC 21	Output, H=TRUE	MFL line 92 A3A8(X)
			MFL line 118.
X	EXT AC 10	L=TRUE	A3A5(5) *
y	AC 10	. Output, H=TRUE	MFL line 82 A3A5(21)
2	EXT AC 22	L=TRUE	MFL line 107 A3A8(5)
AA	AC 22		MFL line 93.
****	AC ZZ	Output, H=TRUE	A3A8(21) MFL line 119
ВВ	EXT AC. 11	L=TRUE	- A3A5(4)
	AC 11		MFL line 83
		Output, H=TRUE	A3A5(Y) MFL line 108
DD'	EXT AC 23	L=TRUE	^ A3A8(4)
	AC 23	Output, H=TRUE	MFL line 94. A3A8(Y)
<u> </u>			MFL line 120
	GRD GRD		
	SWEEP VOLTAGE OUTPUT	Sweep ramp, 9V to +1V (9V to any value 10V obtainable by changing	J27(33)
		internal resistor)	MEA MINE DU
	SWEEP VOLTAGE OUTPUT	Sweep ramp, 0V to +1V (0V to any value 10V obtainable by changing internal resistor)	J27(33) API line 96

PART F (Con	t'd)		· · · · · ·
Connector	Signal Name	Signal Description	Connection
J20	AC POWER	AC power input 115 or 230V	
J29	VERTICAL SCOPE OUTPUT	-5V to +5V, proportional to CRT dis- play. API POSITION control deter- mines dc offset of this signal.	J26(49) API line 78
J3 0	PEN LIFT CONTROL	Output, +5V = Pen UP; 0V = Pen DOWN (5480A only, see J36(4) for 5480B.)°	J23(24) LPI fine 208
J3 1	MCS INPUT	Signal input for MCS FUNCTION. Pulses; amplitude between 2V and 20V; max rep rate 1 MHz; min width 500 nsec; pulse pair resolution 500 nsec; input impedance 3K ohms minimum	J27(49) API line 91
, J32	'VARIANCE OUTPUT	Square of noise signal. Available only when variance option installed in API (5485A Option 01)	J27(46) API line 88
A1J1	CALIBRATOR	Square wave, 1V P-P. Frequency depends on LPI SWEEP TIME setting.	Display line 20
	6		*
•			. 0.
•		14	8

		•	
	-	,	
			**
~			
		↓	
•	•		
			•
	•		

PART G - 5485A TWO CHANNEL INPUT (API) Table 4-2 (Cont'd)

Wiring Diagram: Figure 4-11

This part of the table lists all connections in the 5485A Two Channel Input (Analog Plug-in) unit.

Note:

Shading at line 79 indicates that the C.S. Attached signal was an input from 5480A rear-panel connector J15 (serials prefixed,852- and below). The 5485A wiring was not changed when the 5480A rear panel was changed (by deleting J15 and J17).

_		-				•		Lani	e 1.	٠٤.	WIL	ing I	More	, (01	ML C	''	- :						· · · · · · · · · · · · · · · · · · ·
PAI	RT G 5485A (CONT'D)	,		,	<u>,,</u>					· , · · · ·				*	•		٠.,.	<u>. </u>		٠ .		
•		y /			9] -{	/		
			S. S. S. S. S. S. S. S. S. S. S. S. S. S			ر الا							//.	. X					4	//.			-
<u></u>	3/ 4	1. 4	<u> </u>	<u> </u>	<u>Z</u>	<u> </u>	%	\$\ <u>e</u> .	8/ \$	<u> </u>	<u> </u>	4	<u> </u>	_	_	<u> </u>	_	\angle	\angle	<u> </u>	<u>/</u> 4	7/3	REMARKS
1	+137	P28(4)	9. K			-	_		-				4				¥				<u>.</u>	ļ.,	From Main Frame
	-127	P28(12)	20. X						_				12								ļ	_	(
_4	+5y *	P28(2, 10)								<u></u>	<u> </u>		2, 10						<u> </u>		•	<u> </u>	Also on Pin Al (14) thru 100
7	CRD	P28(1, 9, 8, 16)	17, U 19, W			P	17.U						i, 9, 8, 16	_			-	-	<u> </u>	_			From Main Frame
_ 5	+19.5V	P28(6)	2	` .	Ţ			<u> </u>	11. N	_	_		6 .						ļ	ļ ,		<u> </u>	From Memory Regulator
	-19.5V	P28(14)	-		<u> </u>			\ \	-			٠,	14		_	-			•	;	<u> </u>	—	,
. 2	INPUT A	ASP1.	91		<u>.</u>	igwdap			-		ļ	ļ	_					<u> </u>	ļ			_	From J1
_8	INPUT B	APPI	J2		_				<u> </u>	n _a	° .	ļ		<u> </u>		· .				J	-	-	From J2 * thru A9
<u>1</u> 8	POLARITY	83	5				ļ. -			i.	_			· 				_		-	<u> </u>	 	<u> </u>
10	POLARITY	810	10				_				1	<u> </u>						_			<u> </u>	-	:
11	DL BALA	R3	16	-		<u> </u>	-		,; -		<u> </u>					-			•		<u> </u>	1	•
12	DC BAL B	R5	13	** . **			4_	ļ	*		, , .	-	1,	_		ψ _{in}	-	ļ	•				<u> </u>
13	A+B/ALT	S 7	4	7.	-	100		 		•	•		,				•	10		*	· n	-	,
	CHÁN "A"	A4(10)	6 :	-	ļ	10	-			ļ	<u> </u>	<u> </u>	-	<u></u>		, <u>-</u>					, ,	-	•
.15	AMPL CUTPUT	A100		1			_	 	à								·			_			-
16		P25(2)		18-	<u> </u>			-	<u> </u>	2	-				1			•	-	<u> </u>	\vdash	27.	From LPI time 80
17	STOPT	P25(15)		37		<u> </u>		<u> </u>	122	15		 		•					-		-	<u> </u>	From LPI Line 166 From LPI
18	(T12)	P25(44)		4						<u> </u>	-	•	-		•	•	<u> </u>	• *	•		· <u>; </u>	19	Line 59 From Mem Line
19	DAC BASELÎNE	P26(47)		u		-	•	<u> </u>		-	47	•		•					•		<u>. </u>	.l. '	23 thru J33
30	ADJ	R6 R4		13	"		<u> </u>	-	•		,	<u> </u>	¥.	+			, 4		, , ,		<u> </u> -	 -	
	A+B		ξ,.					-	<u> </u>			-		.		, ,	•		<u> </u> -		<u> </u>	 	1, 4,
	+REF	A2(7)	H	7)	 		-	e	-	<u> </u>	0	-	`- !					• •			+-	Tó R4 & R6 To R6 A+B
	NOISE	A2(8)	<u> </u>	•		. ·			<u></u>	-		-		4	· ·	•	7			-			Balance To Rear
	SAMPLED.	A2(22)	-	22	Y		3	,	٠	 	•	25		+							•		Panel J6
	DATÁ	A2(6)			•	-	2			<u> </u>					•₹		•		,, ,				
	START	A2(14)		F4			1				\vdash					<u> </u>	•					 	From LPI
	ADC	P25(19)	٠,		13	<u> </u>	12 Y	13	, -	19,		A		,		٠	7	<u> </u>	-		6	* *	From LPI
20	•	P25(7)	• •		2		-			7 -		-	,						7		4	2	From EPI
	TOBS	P25(a)	,)	-	-		<u>,</u>	,		-	я						-			1	Line 34 From LPI
30	ADC	P25(20)	Ĺ		14	Ĺ	1	L	L:	20		<u>.</u>				ŀ Ì			L	1	**	lis	Line 117

Table 4-2. Wiring Lists (Cont'd) PART G 5485A (CONT'D) REMARES 31 RAMP FIN A3(16)
COUNT DN
32 ENABLE A3(21) MFL 191 LPI 210 37, · 12 COUNT UP 33 ENABLE A3(18) To MFL Line 189 34 7 BITS 36 SAARI 37 SBAR1 P27(22) 38 SBARO P27(42) 39 SAARO P27(21) CHANNEL COMMAND P27(18) From EXT P26(14) P26(39) P25(37) P25(11) From LPI Line 139 P25(5) From "A" Display SW "A"DATA SIAF .48 SIGNAL (5-1.2) . S2BF(2)_ S2AF(1) From "A" Men Select (O'Jáp) S2DF(7) 54 "B" OFF (1-1/2) From "B" Display SW "B" DATA S4AF SIGNAL (5-1, 2) X From "B" Mem Select 58 BB / S5BF(2) 59 AB From "B" Mem Select (O'ian)

Table 4-2. Wiring Lists (Cont'd)

AR	T G 5485A (CONT'D)	,		, ,			•				•		٠.					1.		•	7	
/\$			Town Car			3 /B						'2/ 										- 	REMARKS
61	CHAN OK	A4(H)				н				34	·	٠,			·		_	1		J~	•	•	To LPI Ling 137
02	DISPLAY DEFEAT	A4(21)				21	<u> </u>			12					•						4.3	3	To LPI . Line 162
63	MAARI	λ4(A)		<u> </u>	<u>.</u>	ير ا	1				40		,		e.		. ,						To Memory
64	MBARI	A4(B)			-7	В		-3	<u> </u>		41	,				<i>^</i> ,	,			3.			To Memory Line 132
65	MBARO	A4(C)		<u> </u>		c	,-	,			15					` '					ı		To Memory ¹ Line 130
66	MAARO	A4(D)	_	<u> </u>	<u> </u>	D			<u></u>	ļ	lia_					,,				<u> </u>			To Memdry " Line 131
67	OVERLAY	A4(16)		-	ļ	16	16	<u> </u>	1_			ŧ		\			`	ļ. 	; ;	'	_		
68	SEG	A4(17) '	(•.		17	6				<u> </u>	<u> </u>	. ~		<u> </u>		<u> </u>	1 .	1		·		
19	V DISD	A4(P)	<u> </u>			P	13		,	<u> </u>	1_			<u>,</u>		7	<u> </u>	,	1	,			i
io	"A" NOISE SIGNAL		_	<u> </u>		<u>.</u>	A				<u> </u>	<u>.</u> .			1						Ŀ		From "A" S Display SW
71		(3-1/2)	<u> </u>		<u> </u>		В		1	٩٠	<u> </u>		<u> </u>		1		<u> </u>		1	ļ		٠.	, , , ,
_	"B" NOISE SIGNAL	(7-1/2)		1		ļ	D		\ <u>\</u>		 	<u> </u>			ļ						• .		From "B" Display SW
73	"B" INPUT SIGNAL "A"	(3-1/2)	<u></u>	<u> </u>	ļ	'	E_	_	•	1		1		_					\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	<u> </u>			<u></u>
74	VERNIER	A0R3097		ļ		. 1	н	-		-	<u> </u>		ļ,		ļ	<u>.</u>	-	•		ļ		V	
75	POSITION	Rı	┢	ļ	<u> </u>		<u> </u>	_	ļ .		-	9.	<u> </u>										
76	VERNIER	A9R309		<u> </u>	L	· '	1	-	1	-	:												
27	POSITION VERT DE-	R2				-	M		3	ļ	1	*	•						***		547 % •	7	
78	FLECTION C.S. AT-	A5(18)				: #	18	-			49		-				/			•		•	Tổ Disp Sect. & Voit Scope ('ut-
201	TACHED 10 MHZ	P27(19)	<u> </u>		15.S		14					19			ļ	•	.		•	`-	7		From Exit
10	CLOCK TIME HIS-	P25(41),	-	<u> </u>	i.			v		41		•				-		- 	•		_	16	From LPI Line 43
11		SB			-	- 1 14		3						<u> </u>		•	2				. 5	•	
12	TOGRAM	S8 .						1	•		ļ .	•							• •	3	••,		
-	L STOP	P25(40)	-	-				6		40		•		-			•	د. د.		-		15 °	From LPI
Т	ADCFIN ENABLE	A6(22)	<u> </u>	-	-			22		30-							41				***	5 -	To LPI Line 103
5	COUNT UP A FREQ	A4(15)	 		,		-	15	_		25			,		~		,			•		To MFL Line 21
16	ИЗТ	A6(S)	<u> </u>	<u> </u>				S		17		*. *. •							ď		 ,	42	To LPI Line 159
	VARIANCE	A6(T)	-			,	-	T	-	18			,		•	-	•		• •			43	To LPI Line 160
10	OUTPUT HORIZ	A6(Y)	-		•		,	Y,			44	46						,			46	٠,	To J32 (Rear): Variance Out From Mem Line
9	DAC	P26(44)		·		٠.			10		44, 45		•			٠.	٠ ا		<i>4.</i>	•	•	٠	42do Rear Panel J9