SIGNAL ANALYZER 5480AB WITH 5485A 5486AB 5487A 5488A PLUG-INS PART NO. 95480-90013 (MANUAL)

A9 PROGRAM SELECTOR "B" (95486-60040, 05486-60004)

LOGIC AND DESCRIPTION

The function of Program Selector "B" is to control which one of the fourfront panel push button lights is lit, and to select four of the seven internal program states (Average, Summation, Display, and Prepare).


CHANGES FOR OLDER BOARDS

Current board (5486B only): 05486-60040

Older boards (5486A only): 05486-60004, Series 832 and 852

The current board, used in 5486B's only, is not a direct replacement for the 05486-60004 board used in the 5486A's.

The Series 852 05486-60004 is a direct replacement for the Series 832 05486-60004.







Figure 4-18
A9 Program Selector B Series 964

See Figure 4-18 for A9 Board description.



NOTES


- I. REFERENCE DESIGNATIONS WITHIN THIS
 ASSEMBLY ARE ABBREVIATED. ADD
 ASSEMBLY NUMBER TO ABBREVIATION
 FOR COMPLETE DESCRIPTION.
- 2. UNLESS OTHERWISE INDICATED: RESISTANCE IN OHMS; CAPACITANCE IN PICOFARADS.
- 3. BOARO MAY BE STAMPED SERIES BYE"
- 4. ASTERISK (#) INDICATES COMPONENT MAY BE OMITTED


REPERENSE DESIGNATIONS

NO FREFIX	A9
<i>59</i>	21-3 ICI-15 RI, 2


. cive occareo

Figure 4-19 A9 Program Selector B Series 852





A9 Program Selector B Series 832



A10 LOGIC MATRIX "B" (05486-60041, 05486-60007)

DESCRIPTION

The function of the LOGIC MATRIX "B" BOARD is to provide the pulses Set Histogram Begin (Set HB), Set Histogram End (Set HE), (Sample), (Process), (Non-Process), and Set Multichannel Scaling (Set MCS), which control the internal 10 \(\mu\)sec programs of the 5486A/B. It also contains a flip/flop whose output (P/D) indicates whether the next 10 \(\mu\)sec program will process new data (P/D=High) or display stored data (P/D=Low). The 05486-60007 also contains circuitry for gating sync pulses to the process address register while accumulating frequency histograms and for gating sample pulses, whose rate is controlled by the Sweep Time switch, to the process address register while accumulating time-interval Histograms. This board also advances the Display Address Register (ADV DAR) once every 10 \(\mu\)sec except during the output mode when it is advanced at a rate controlled by the Time Base switch.


CHANGES FOR OLDER BOARDS


Current Board (5486B only): 05486-60041


Older Boards (5486A only): 05486-60007, Series 832 and 852

The current board, used only in 5486B's, is not a direct replacement for the 05486-60007, used in the 5486A.


The Series 852 05486-60007 board is a direct replacement for the Series 832 05486-60007 board.







See Figure 4-21 for Board description.



* \$ 155. _ .

NOTES


I. REFERENCE DESIGNATIONS WITHIN THIS ASSEMBLY ARE ABBREVIATED. ADD ASSEMBLY NUMBER TO ABBREVIATION' FOR COMPLETE DESCRIPTION.


UNLESS OTHERWISE INDICATED: CAPACITANCE IN PICOFARADS;

> REFERENCE DESIGNATIONS

A10

Figure 4-22/ A10 Logic B Series 852





A11 SHIFT-CONTROL LOGIC "B" (05486-60042, 05486-60002)

DESCRIPTION

The function of the Shift Control Logic "B" is to generate the correct number of Shift Pulses to be sent to the Accumulator during shift operations. This board contains a Counting Register which can count 0-23, and a Storage Register which contains the desired number of Shift Pulses. When the contents of the Counting Register equals the contents of the Storage Register a pulse is sent to A12 which indicates the desired number of Shift Pulses have been generated.

1. SW=AVERAGE

- a. Prepare program (accumulator holds number of sweeps)
- 1) Strobe sweep number switch into hold register on A11 board actually (19-SN) T12.
- 2) Assume 5-bit information (with 7-bit information, counter is se "+2", with 9-bit information, counter is set "+4").

Start MOD 24 counter, start accumulator shift T14.

When counter=hold, then SC7 goes low.

When SC7 goes low, it sets RS2 (RS2 was reset at T0 by MPX).

Monitor AC18. When a "1" is detected, RS4 will be set (RS4 was reset by start shift command).

When RS2 and RS4 are both set, a 0 to 1 transition occurs on SC12, which clock contents of MOD 24 counter into hold register:

Also, RS4 will be set after 19 pulses counted into MOD 24 counter.

Also, RS4 will be set after 19 pulses counted into MOD 24 counter, by SC13 going low. This is to insure that a clock pulse will be sent to hold register, even if accumulator contains all zeros.

Operation of RS1 in PREPARE

RS1 controls shift pulses on SHIFT 1 line reset with start shift command (T14). No reset occurs. However only 24 input pulses arrive on SC11 line to be gated out.

b. AVERAGE program

From PRE PARE, HOLD register contains proper number of shifts.

START shift at T12. (Accumulator shifts and MOD 24 counter counts.

Reset RS1 with start shift

Compare MOD 24 counter with HOLD register. When equal, SC6 goes

low, setting RS1 and inhibiting shift pulses to accumulator.


2. SW=SUMMATION

a. Prepare program initiated as in SW=AVE. If in AUTO the SUMMATION program will use the number that was inserted into HOLD register. However, if AUTO, then contents of sensitivity multiply into HOLD register via SET SCALE # Line (A5) at 780. PREPARE. Now, when in SUMMATION program, accumulator will be shifted the # of The directed by MULTIPLIER.

3. SW=HISTOGRAM

a. In HB, set SCALE #. During histogram program shift as indicated by HOLD.

Operation of RS5 - controls MOD 24 counter Set will START SHIFT, enabling clock pulses to counter and remaining 8 pulses enabled by SC10.



Then SC7 goes low on 17th pulse, setting RS2
AC18 will always equal zero
SC13 goes low on 19th pulse, setting RS4
Now a clock pulse arrives on SC12, setting contents of counter into HOLD, or 19 HOLD

This number (19) represents number of shifts required in SUMMATION and AVERAGE program.

SWEEP 2

Now LSB=1 *

Say SWITCH=2

HOLD = 17

SC7.goes low on 17th pulse, setting RS2
After 18 pulses, a "1" will be in AC18, thus setting RS4
Now a clock pulse arrives on SC12, setting contents of counter into
HOLD, or 18 HOLD

(SC12 goes low on 19th pulse, but RS4 has already been set, so it is ignored)

. This number (18) represents # of shifts required in SUM and AVE.

SWEEP 3

23		18		•		•	2 1 0
	•				. 1		

Now Bit 1 =

SWITCH = 2

HOLD = 7

SC7 goes low on 17th pulse, setting RS2

After 17 pulses, a "1" will be in AC18, thus setting RS4

Clock pulse arrives on SC12, setting C (Counter) HOLD, or

17 HOLD,

This number (17) represents # of shifts required in SUM and AVE

Rigure 4-23 A10 LOGIC B SERIES 832 (See Page 4-45)

SWE	FР	4

23				'	18	•		ű.			•		-		·						2		0
				Π	<u></u>	-	Γ	·	Γ					,							-	•	Ť
	<u> </u>		1	· · · · ·				<u> </u>					*	٦,			•	L			****		٠.
					•	٠.			-	с.							•	•					
į	Sai				e c	ase	e (S	wee	p#	3),	as	Bit	1 =	1,	and	l st	ate	of l	oit () is	ě		
•	im	mai	eri	al.			a	:			, ·		•				,			•		٠.	
•	Co	nsio ogra		Pro	eset	re	ach	ed	line	(R	S3)	- 0 1	nly	app	lica)	able	in	pre	pai	e:			
	Re	set	wit	h S'	ΓAΙ	RT :	SHI	FT	(T1	2) `	٠				• 4	r.							
•	Set	if,	RS2] =]	RS4	(sa	ıme	as	RS	2 re	eset	. an	d R	S7 :	set)	•	•			•			
	Bu	t R	- 52 i	s r	esei	t wi	th S	STA	RT	SH	ĺFT	(T	12)	•		.)]	•. •	:	•				
•	An	d R	54 i	is s	et.y	vhe	n a	"1"	is	det	ecto	ed a	t A	C18	,	,			•				
	In ·	ord	er 1	o.s	et 1	P, R		RS4	mi	ıst i	be s	set 1	befo	ore	RS	2 is	, 					٠.	
SWI	EEP	5	. :		• 								•	•	. :				· •	· ·	. 4	•	
23			•	•	183	à			-			,				•	_			45	•		^
						-										/			Ė		٠-	_	Ť

Now Bit 2 = 1

SWITCH = 2

HOLD = 17

After 16 pulses, a "1" will occur on AC18, this setting RS4 SC7 goes low on 17th pulse, setting RS2 RS4 set before RS2, therefore set P.R.

(On another board (A9), if PRESET/NORMAL is at PRESET, then set LDISPLAY at T90 and PREPARE.)

At same time set 18 CL19 goes low, effectively shifting position of "1" one bit to right. End result is accumulator containing the following

23	 	18			 		2	1	Ó
			a						

Set 18 CL19 stays low until RS2 is set. (RS2 is set when COUNTER=HOLD)


e.g.: Consider situation where we have a "1" in Bit 10 (Sweep number switch originally 18)


Now operator sets switch to 2

In next prepare program, RS2 will be set on 17th pulse; RS4 will set on 9th pulse

S18C19 will be low for 17-8=9 pulses


Position of "1" moves a place to right





्र वहात्रक्षां स्वतंत्रक्षां स्वतंत्रक्ष

Figure 4-24 All Shift Control B Series 964







Figure 4-25 All Shift Control B Series 832



A12 SHIFT CONTROL LOGIC "A" (05486-60043, 05486-60001)

LOGIC AND DESCRIPTION

The function of Shift Control Logic "A" is to control the operation of All. It gates the contents of the Sweep Number Switch and the Sensitivity Multiplier Switch into the All Storage Register. It sends 10 MHz Clock Pulses to the All Counting Register except during the Prepare Program when it sends 5 MHz Clock Pulses. It contains a Flip/Flop which indicates when a Preset Number of sweeps have occurred.


CHANGES FOR OLDER BOARDS


Current Board (5486B only): 05486-60043

NOTE: SWEEP NUMBER switch connections are same as for 5486A SWEEP NUMBER switch shown with older board.

Older Board (5486A only): 05486-60001

The current board, used in 5486B's only, is not a direct replacement for the 05486-60001, used in 5486A's.






NOTES

- I. REFERENCE DESIGNATIONS WITHIN THIS
 ASSEMBLY ARE ABBREVIATED. ADD
 ASSEMBLY NUMBER TO ABBREVIATION
 FOR COMPLETE DESCRIPTION.
- 2. UNLESS OTHERWISE INDICATED: RESISTANCE IN OHMS; CAPACITANCE IN PICOFARADS;

REFERENCE DESIGNATIO	~
A/E	
C/-5 .* IC/-13 . R/-//	

	UE
REFERENCE DESIGNATIONS	PART NUMBERS
TC 1,2,4,7,8,12	1820-0054
6//	1820-0068
9,73	1820-007/
5,10	1820-0063/
. 3	1820-0077
	05 66-0

Figure 4-26
A12 Shift Control A Series 964
4-51






Figure 4-27
Al2 Shift Control A Series 832

A13 LOGIC MATRIX "D" (05486-60044, 05486-60015)

DESCRIPTION

The function of LOGIC MATRIX "D" is to provide the following commands at the proper time, Clear Display Address Register (Clear DAR), set Process Address Register to 1111111100 (SET PAR), set Display Address Register to 1111111100 (Set DAR), (Reset Time Base), increment process address register (PAR PAR + 1), Decrement Process Address Register (PAR PAR - 1), lift X-Y Plotter Pen (Pen Lifter), and two commands used with the I/O Coupler - 5480A/B Slaved (MBSL), and 5480A/B Semislaved (MBSSL).


CHANGES FOR OLDER BOARDS


Current Board (5486B only): 05486-60044

Older Boards (5486A only): 05486-60015, Series 832 and 852

The current board, used in 5486B's only, is not a direct replacement for the 05486-60015 boards used in 5486A's.

The Series 852 05486-60015 board can be used as a replacement for the Series 832 05486-60015 board.





NOTES

I. REFERENCE DESIGNATIONS WITHIN THIS ASSEMBLY ARE ABBREVIATED. ADD ASSEMBLY NUMBER TO ABBREVIATION FOR COMPLETE DESCRIPTION.

P. UNLESS OTHERWISE INDICATED!
RESISTANCE IN OHMS;
CARACITANCE IN PICOFARADS;

REFERENCE DESIGNATION

AIS

CI-4:6.7
CRI-3
ICI-13
KI
QI
RI-4


TABL


REFERENCE DESIGNATIONS	PART NUMBERS
CRI - 3 IC 1,5,8,11 2 4,6,8,9,10,12,13	1801 - 0040 1820 - 0068 1820 - 0069 1820 - 0064 1820 - 0071

06484-9-20

Figure 4-28 A13 Logic D Series 964

4-55





NOTE

- REFERENCE DESIGNATIONS WITHIN THIS ASSEMBLY ARE APPREVIATED. ADD ASSEMBLY NUMBER TO ADDREVIATION FOR COMPLETE DESCRIPTION.
- 2. UNLESS OTHERWISE INDICATED: RESISTANCE IN OHMS; CAPACITANCE IN PICOFARADS.


REFERENCE DESIGNATIONS

	AI3	
	CI, 2 ICI-15	
,	₽ RI-3	ľ

TABLE

REFERENCE / DESIGNATIONS	PART NUMBERS
ICI, II, I2	1820 - 0068
IC2, (3, 15	1820 - 0069
IC3-10	1820 - 0054

Figure 4-29 A13 Logic D Series 852 4-57






Figure 4-30 A13 Logic D Series 832 4-59

#