

HEWLETT

PACKARD

SIGNAL ANALYZER SYSTEM VOL. I

SYSTEM SERVICE MANUAL

PART NO. 05480-90012 (MANUAL)

APRIL 1971

5480A/B

SERIAL PFX ALL SERIALS

05480-90015 (FICHE)

6 of 7

Table 4-2. Wiring Lists (Cont'd)

PART G 5405A (CONT'D)																	
LINE	SIGNAL NAME	SIGNAL SOURCE	INPUT AMPLIFIER A1	SAMPLE AND HOLD	ADC A3	SWITCHING LOGIC A A4	OUTPUT AMPLIFIER A5	SWITCHING LOGIC B A6	INTERFACE A7	P25	P26	P27	P28	J22	J23	J24	REMARKS
91	MCS INPUT	P27(49)					3	14		49							From Rear J31 MCS In
92	PLOT	P27(45)					14			45							From Rear J34 Plot
93	LRECORD	P27(40)					21			40					30		From D&F, F. Line 24
94	EKT SAMPLE	P27(15)					10			15							From Rear J4 (Sample In)
95	Z AXES	P27(41)					Z			41							From Display Line 21
96	SWEEP VOLTAGE	A7(0)					0			23							To Rear J10 Sweep V. Output
97	FOSSYNC OUT	A7(1)					1			30							To Rear J6
98	NEG SYNC OUT	A7(7)					7			14							To Rear J7
99	MCS COUNT UP	A7(4)					4	27								2	To LPI Line 90
100	SAMPLE	A7(22)					22	-20								1	To LPI Line 41
101	SEEK	A7(13)					13			44							To Rear Panel J13
5405A	Serials Prefix	052- and below															
79	C.S. ATTACHED	P27(19)		15, S		14				19							From EKT Source J15(u)
Wiring in 5405A not changed																	

PART H - 5486A/B Table 4-2 (Cont'd)

This part of the table is divided into two sub-parts. Sub-part H1 lists signal connections for the 5486B; sub-part H2 lists signal connections for the 5486A.

The signal list for the 5486B was derived from the list for the 5486A. Signals that are the same for both the A and B models have the same line reference number. Note, however, that there is not necessarily a line-for-line correspondence between the two lists; in some cases, a signal that appears in the 5486B only may be listed where a signal that was only in the 5486A was "deleted". All signals referenced from other lists (other portions of this table) keep the same reference for A and B models. Blank spaces in the B list occur because of signals that were in the A model only, with no replacement signal in the B model.

Table 4-2. Wiring Lists (Cont'd)

PART H1 5480B CONTROL (LOGIC PLUG IN) Wiring Diagram: Figure 4-12																									
LINE	SIGNAL NAME	SIGNAL SOURCE	SYNCR & DELAY	TIME BASE "B"	TIME BASE "A"	TIME BASE "C"	TIME BASE "D"	TIME BASE "E"	TIME BASE "F"	TIME BASE "G"	TIME BASE "H"	TIME BASE "I"	TIME BASE "J"	TIME BASE "K"	TIME BASE "L"	TIME BASE "M"	TIME BASE "N"	TIME BASE "O"	TIME BASE "P"	TIME BASE "Q"	TIME BASE "R"	TIME BASE "S"	TIME BASE "T"	TIME BASE "U"	TIME BASE "V"
1	+12V	P21(4)	2, B																						
2	-12V	P21(12)	3, C																						
3	+5	P21(2)	1, A																						
4	GRD	P21(1, 9, 10)	22, 2																						
5	NEG EXT TRIGGER	S5AF(4)	10																						
6	+EXTIG LINE	S5AF(6)	19, 20																						
7	INT. TRIGGER	S5AF(10)	17																						
8	TRIGGER INPUT	S5	4																						
9	TRIGGER LEVEL	R1	5																						
10	COUNT UP PAR C	P22(43)	6																						
11	PAD OFF	S7	13																						
12	POST ANAL DELAY	R2	8																						
13	PLUG-IN SYNC CONT	P24(14)	14																						
14	CHAN A	P24(19)	10																						
15	PAD FPN	A1(15)	15																						
16	SYNC	A1(21)	21																						
17	PRADK2	S5AR(4)	2																						
18	PRADK5	S5AR(3)	3																						
19	PRADK1	S5AR(15)	4																						
20	PRADK10	S5AR(12)	5																						
21	PRADK100	S5AR(6)	6																						
22	PRADK1K	S5AR(6)	7																						
23	SVT12	S4AR(2)	B																						
24	SVT25	S4AR(1)	C																						
25	SVT31	S4AR(15)	D																						
26	SVT310	S4AR(12)	E																						
27	SVT3100	S4AR(6)	F																						
28	SVT31K	S4AR(6)	H																						
29	10uF	A3(10)	T	10																					
30	10uF	A3(15)	U	15																					

Table 4-2. Wiring Lists (Cont'd)

PART H1 5480B (CONT'D)																									
LINE	SIGNAL NAME	SIGNAL SOURCE	SYNCR & DELAY	TIME BASE "B"	TIME BASE "A"	TIME BASE "C"	TIME BASE "D"	TIME BASE "E"	TIME BASE "F"	TIME BASE "G"	TIME BASE "H"	TIME BASE "I"	TIME BASE "J"	TIME BASE "K"	TIME BASE "L"	TIME BASE "M"	TIME BASE "N"	TIME BASE "O"	TIME BASE "P"	TIME BASE "Q"	TIME BASE "R"	TIME BASE "S"	TIME BASE "T"	TIME BASE "U"	TIME BASE "V"
31	RESET	A3(17)	U	17																					
32	CLEAR	A3(14)	R	14																					
33	TBD1	A2(1)	L																						
34	TBD2	A2(1)	K																						
35	PRE-SAMPLE A	A3(1)	V	3																					
36	PRE-SAMPLE B	A3(6)	G																						
37	20 MHZ CLOCK	P22(24)		11																					
38	RESET TB 1	A13(P)		10																					
39	MECL	A13(3)		20																					
40	RESET TB2	A3(20)																							
41	SAMPLE	P24(1)		4																					
42	ENABLE EXT TB	S4AR(10)		2																					
43	10 MHZ CLOCK	A3(3)		J																					
44	TB1	A3(1)		L	10																				
45	TB2	A3(1)		M	11																				
46	TB3	A3(1)		N	12																				
47	TB4	A3(1)		P	13																				
48	TB5	A3(1)		R	14																				
49	TB6	A3(1)		S	15																				
50	TB7	A3(1)		T	16																				
51	TB8	A3(1)		U	17																				
52	TB9	A3(1)		V	18																				
53	TB10	A3(1)		W	19																				
54	TB11	A3(1)		X	20																				
55	TB12	A3(1)		Y	21																				
56	T1	A4(1)		F	5	5	5	5																	
57	T2	A4(1)		F	6	6	6	6																	
58	T3	A4(1)		F	7	7	7	7																	
59	T12	A4(1)		H																					
60	T14	A4(1)		F	0	0	0	0																	

Table 4-2. Wiring Lists (Cont'd)

PART H1 5480B (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	SYNC & DELAY	TIME BASE "B"	TIME BASE "A"	TIME SLOT	DECODER A4	LOGIC DRIVER	LOGIC A5	LOGIC MATRIX	PROGRAM SELECTOR	PROGRAM SELECTOR	LOGIC MATRIX	SHIFT CONTROL	LOGIC A11	LOGIC A12	LOGIC MATRIX	P21	P22	P23	P24	P25	REMARKS
61	T16	A4(L)			L	10		10															
62	T26	A4(M)			M	11		11															
63	T28	A4(N)			N	12		12															
64	T34	A4(P)			P	13	13	13															
65	T36	A4(R)			R	14	14	14															
66	T40	A4(S)			S	15	15	15															
67	T42	A4(T)			T		16	16															
68	T50	A4(U)			U	17	17	17															
69	T60	A4(V)			V	18	18	18															
70	T80	A4(W)			W	19	19	19															
71	T06	A4(X)			X	16		20															
72	T80	A4(Y)			Y	21	21	21															
73	START ADC	A5(P)			P																		API Line 27 EXT Source
74	PRESET TOTAL 10	S3AF(1)			2																		To MFL Line 133
75	PRESET TOTAL 10	S3AF(2)			3																		To MFL Line 134
76	PRESET TOTAL 10	S3AF(3)			4																		To MFL Line 135
77	PRESET TOTAL 10	S3AF(4)			5																		To MFL Line 136
78	PRESET TOTAL 10	S3AF(5)			6																		To MFL Line 137
79	PRESET TOTAL 10	S3AF(6)			7																		To MFL Line 138
80	SWAVE	S1AF(3)			E	P	3	2															To API Line 16
81	DISPLAY	A0(20, 2)			K	K	K	20, K															
82	SUM	A0(10, T)			T	T	T	10, T															
83	AVE	A0(15, S)			S	S	S	15, S															
84																							
85	LSTART	A10(D)			R		2																
86	GENS MULT AUTO	32BR(13)			A																		
87	PREPARE	A0(21, V)			Y	Y	Y	21, V, Y															
88	HIST BEGIN	A0(10, V)			V	V	V	10, V															
89																							
90	MCS COUNT UP	P24(2)			J																		From API Line 99

Table 4-2. Wiring Lists (Cont'd)

PART H1 5480B (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	SYNC & DELAY	TIME BASE "B"	TIME BASE "A"	TIME SLOT	DECODER A4	LOGIC DRIVER	LOGIC A5	LOGIC MATRIX	PROGRAM SELECTOR	PROGRAM SELECTOR	LOGIC MATRIX	SHIFT CONTROL	LOGIC A11	LOGIC A12	LOGIC MATRIX	P21	P22	P23	P24	P25	REMARKS
91	SVMCS	S1AF(7)			D		P																
92	MCS	A0(U)			U	U	U	17, U															
93	HIST END	A0(10, V)			W	W	W	10, W, N															
94	E/D	A10(E)			C	R	A	12															
95	ADV PAR 1	A0(E)			F																		
96	PRESET SHIFT CONT	A5(3)			3																		
97	START- SHIFT	A5(2)			2																		Note: Reset Preset Reached(A12(T1))
98	SET SCALE NUMBER	A5(L)			L																		
99	CLEAR HOLD	A5(N)			N																		To MFL Line 20
100	COUNT UP A	A5(M)			M																		
101	ADVANCE PAR 2	A5(R)			R																		
102	SUSUM	S1AF(1)					N																Not Used
103	ADCEIN	P24(5)																					From API Line 89
104	ADCEIN						M																
105	EXTAVE	P23(2)																					
106	EXTREPE	P23(1)																					
107																							
108	ENCLLP 2 ENCT PAR	A6(B)					B																To MFL Lines 111, 143
109	CLEAR- PAR A	A0(F)			F																		To MFL Line 153
110	OUTPUT- MPK	A6(D)			D																		To EXT Source J16(E)
111	SET IN MPK	A0(E)			E																		To API Line 44
112	SET PAR A	A6(C)			C																		To MFL Line 157
113	SETSWEEP NUM	A6(H)			H																		
114	INHIBIT- STATE				J		M																
115	ALLOW- STATE				K		11																
116	LSTOP	A13(14)			2		12																Not Used
117	RESET ADC	A7(N)			N																		To API Line 30
118	SETMSR	A7(L)			L																		To Memory Line 30
119	CYCLE	A7(D)			D																		To Memory Line 37
120	CLEAR 1	A7(E)			E																		To MFL Line 12

Table 4-2. Wiring Lists (Cont'd)

PART H1 5480B (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	SWITCH & DELAY	TIME BASE "B"	TIME BASE "Y"	TIME BASE "V"	TIME SLOT DECODER A4	LOGIC DRIVER CONTROL A5	LOGIC DRIVER CONTROL A6	LOGIC DRIVER CONTROL A7	LOGIC DRIVER CONTROL A8	LOGIC DRIVER CONTROL A9	LOGIC DRIVER CONTROL A10	LOGIC DRIVER CONTROL A11	LOGIC DRIVER CONTROL A12	LOGIC DRIVER CONTROL A13	LOGIC DRIVER CONTROL A14	LOGIC DRIVER CONTROL A15	LOGIC DRIVER CONTROL A16	LOGIC DRIVER CONTROL A17	LOGIC DRIVER CONTROL A18	LOGIC DRIVER CONTROL A19	REMARKS
121	SET VERT	A7(E)																					API Line 45 Mem Line 25
122	SET HORIZ	A7(F)																					To Mem Line 40
123	ENSHIFT RIGHT	A7(G)																					To MFL Line 7
124	ENSHIFT LEFT	A7(H)																					To MFL Line 8
125	ENABLE COUNT	A7(F)																					To MFL Line 9
126	WRITE	A7(C)																					To Memory Line 35
127	READ	A7(D)																					To Memory Line 36
128	SETAVE	A9(F)																					
129	SETBOM	A9(H)																					
130	SETTIME	A10(I)																					
131	SETHEZ BEGIN	A10(J)																					
132	SETHEZ END	A10(K)																					
133	SETDLP	A9(C)																					
134	SET-REPAIR	A9(B)																					
135	SETSTOP	A9(M)																					
136	STATE ENABLED	A9(I)																					
137	CHAN OK	P24(D)																					From API Line 91
138	PBD2	P22(40)																					From MFL Line 140
139	LDISPLAY	P23(33)																					From LD&FF Line 19, to API Line 40
140	SAMPLE	A10(N)																					
141	PROCESS	A10(O)																					
142	NON PROCESS	A10(P)																					
143	START PBH	P23(31)																					From LD&FF Line 20
144																							
145	LRECORD	P23(30)																					From LD&FF Line 23
146	STOP PBH	P23(35)																					From LD&FF Line 26
147	NORMAL	50AF																					
148	PRESET REACHED	A12(U)																					
149	PRESET TOTAL	P22(21)																					From MFL Line 150
150	SWITCH & EN20M12	51AF(5)																					To MFL Line 10 and API Line 43

Table 4-2. Wiring Lists (Cont'd)

PART H1 5480 (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	SWITCH & DELAY	TIME BASE "B"	TIME BASE "Y"	TIME BASE "V"	TIME SLOT DECODER A4	LOGIC DRIVER CONTROL A5	LOGIC DRIVER CONTROL A6	LOGIC DRIVER CONTROL A7	LOGIC DRIVER CONTROL A8	LOGIC DRIVER CONTROL A9	LOGIC DRIVER CONTROL A10	LOGIC DRIVER CONTROL A11	LOGIC DRIVER CONTROL A12	LOGIC DRIVER CONTROL A13	LOGIC DRIVER CONTROL A14	LOGIC DRIVER CONTROL A15	LOGIC DRIVER CONTROL A16	LOGIC DRIVER CONTROL A17	LOGIC DRIVER CONTROL A18	LOGIC DRIVER CONTROL A19	REMARKS
151	DISPLAY PBH	P23(33)																					From LD&FF Line 21
152	RECORD PBH	P23(34)																					From LD&FF Line 22
153	L STOP	P23(40)																					From LD&FF Line 20 to JIS(5)
154	SET-START	A9(G)																					To LD&FF Line 23
155																							
156	SET-STOP	A9(W)																					To LD&FF Line 27
157	SET-RECORD	A9(U)																					To LD&FF Line 23, and JIS(10)
158	SET-RECORD	P23(29)																					To LD&FF Line 25
159	FREQ HST	P24(42)																					From API Line 86
160	TIME HST	P24(43)																					From API Line 87
161																							
162	DISPLAY DEFEAT	P24(37)																					From API Line 62
163	PROCESS INHIBIT	A13(N)																					
164	ADVANCE PARS	A10(U)																					
165	ADVANCE DAR + 1	A10(R)																					To MFL Line 104
166	START	A10(S)																					To API Line 17
167	SC1	A12(8)																					
168	SC2	A12(9)																					
169	SC3	A12(10)																					
170	SC4	A12(11)																					
171	SC5	A12(12)																					
172	SC6	A11(P)																					
173	SC7	A11(R)																					
174	SC8	A11(T)																					
175	SC10	A11(U)																					
176	SC11	A12(10)																					
177	SC12	A12(10)																					
178	SC13	A11(Q)																					
179	7 BITS	P24(10)																					From API Line 34
180	8 BITS	P24(11)																					From API Line 35

Table 4-2. Wiring Lists (Cont'd)

PART H1 5488B (CONT'D)																						
LINE	SIGNAL NAME	SIGNAL SOURCE	SWTCH & DISPLAY A1	TIME BASE "B" A2	TIME BASE "B" A3	TIME BASE "A" A4	TRACE SLOT DECODER A4	LOGIC DRIVER CONTROL A5	LOGIC A6	LOGIC MATRIX A7	PROGRAM SELECTOR A8	PROGRAM SELECTOR A9	LOGIC MATRIX B1-A10	SHIFT CONTROL B1-A11	LOGIC CONTROL A12	LOGIC MATRIX A13	P21	P22	P23	P24	J25	REMARKS
101	SWEEP NUM 20	S8AF(17)											2									
102	SENS MULT 20	S2AF(14)											B									
103	SWEEP NUM 21	S8AF(16)											3									
104	SENS MULT 21	S2AF(15)											C									
105	SWEEP NUM 22	S8AR(10)											4									
106	SENS MULT 22	S2AR(12)											D									
107	SWEEP NUM 23	S8BF(10)											5									
108	SENS MULT 23	S2BF(15)											E									
109	SWEEP NUM 24	S8BR(20)											7									
100	L DISPLAY	A12(L)											L					11				To EXT source J10(f)
101	SHIFT I	A12(P)											P					0				To MFL Line 14
102	CLAC10 SETAC 10	A12(W)											W					14				To MFL Line 215
103	MAIN SRQ	P23(43)											7					43				From EXT source J16(h)
104	SUB SRQ	P23(44)											8					44				From EXT source J16(m)
105																						
106	AC10	P22(22)											X					22				From MFL Line 06
107	ENABLE PAR TO HOLD	P22(41)											3					41				From MFL Line 150
100	P2D1	P22(45)											D					45				From MFL Line 141
109																						
200	RECORD PBM	P23(47)											V					47				From LD&FF Line 10
201	MESSL	A13(11)											H					46				To memory Line 50
202	NOT ASSIGNED																					NOT ASSIGNED
203	SET DAR B	A13(5)											5					40				To MFL Line 150
204	ENABLE DAR TO HOLD	A13(C)											C					40				To MFL Line 151
205	ADVANCE PAR + 1	A13(T)											T					32				To MFL Line 105
203	ADVANCE PAR - 1	A13(10)											10					35				To MFL Line 107
207	CLEAR DAR A	A13(20)											20					20				To MFL Line 154
200	PEN LIFTER	A13(W)											W					24				To rear J30 (non H1 control)
209	SW HST	A13(F)											F					47	13			To MFL Line 190 To MCM Line 40
210	GO DN 20 MAG DATA COREN	P22(37)																37, 12				From MFL Line 191 to Line 192

Table 4-2. Wiring Lists (Cont'd)

LINE		SIGNAL NAME	SIGNAL SOURCE	SYNC & DELAY A1	TMR BIAS "B" A2	TMR BIAS "C" A3	TMR BIAS "D" A4	TMR SLOT DECODE A4	LOCK MATRX "C" A6	LOCK MATRX "A" A7	PROGRAM SELECTOR "B" A9	LOCK MATRX "B" A10	SAFT CONTROL LOCK "B" A11	LOCK MATRX "D" A12	P21	P22	P23	P24	P25	REMARKS
211	GD UP 20 MHC DAR	P22(30)														38, 10				From MFL II 109 to MFL II 116
212	LINE SYNC	P21(3)													3					From Hvr supply to SSAR(3-42)
213	CAL ZERO	P23(15)						11									15			
214	RESET HORIZ	A0(12)						12									21			
215	T04	A4(B)			B					5			K							
216	GAMP OUT	A19(L)									L						23			To rear panel .35
217	INH SHFT 1	A11(Y)										Y	H							
218	PEN LIFT RETURN	A13(21)												21			22			

Table 4-2. Wiring Lists (Cont'd)

PART H2 5480A CONTROL (LOGIC PLUG-IN) Wiring Diagram: Figure 4-12																			
LINE	SIGNAL NAME	SIGNAL SOURCE	TIME BASE "B"	TIME BASE "A"	TIME BASE "C"	TIME BASE "D"	TIME BASE "E"	TIME BASE "F"	TIME BASE "G"	TIME BASE "H"	TIME BASE "I"	TIME BASE "J"	TIME BASE "K"	TIME BASE "L"	TIME BASE "M"	TIME BASE "N"	TIME BASE "O"	TIME BASE "P"	REMARKS
1	+12V	P21(4)	2, B																To R1
2	-12V	P21(12)	3, C																To R1
3	+5	P21(2)	1, A																From MF power supply
4	GRD	P21 (1, 9)	22, Z																
5	NEG EXT TRIGGER	S5AF(4)	10																
6	+ EXT RIG LINE	S5AF(6)	19, 20																
7	INT TRIGGER	S5AF(8)	17																
8	TRIGGER INPUT	S5	4																From J1 thru S10 & S5
9	TRIGGER LEVEL	R1	5																
10	COUNT UP PAR C	P22(43)	6																From MFL Line 212
11	PAD OFF	S7	13																
12	POST ANAL DELAY	R2	8																
13	PLUG-IN SYNC CONT	P24(14)	14																Not Used
14	CHAN A	P24(13)	16																Not Used
15	PAD FIN	A1(15)	15																
16	SYNC	A1(21)	21																
17	PRAD12	S6AF(4)	2																
18	PRAD15	S6AF(3)	3																
19	PRAD11	S6AR(15)	4																
20	PRAD110	S6AR(12)	5																
21	PRAD1100	S6AR(9)	6																
22	PRAD111	S6AR(8)	7																
23	SWTK2	S4AF(2)	B																
24	SWTK5	S4AF(1)	C																
25	SWTK1	S4AR(15)	D																
26	SWTK10	S4AR(12)	E																
27	SWTK100	S4AR(9)	F																
28	SWTK11	S4AR(8)	H																
29	10μB	A3(10)	T	16															
30	10μA	A3(15)	S	15															

Table 4-2. Wiring Lists (Cont'd)

PART H2 5480A (CONT'D)																			
LINE	SIGNAL NAME	SIGNAL SOURCE	TIME BASE "B"	TIME BASE "A"	TIME BASE "C"	TIME BASE "D"	TIME BASE "E"	TIME BASE "F"	TIME BASE "G"	TIME BASE "H"	TIME BASE "I"	TIME BASE "J"	TIME BASE "K"	TIME BASE "L"	TIME BASE "M"	TIME BASE "N"	TIME BASE "O"	TIME BASE "P"	REMARKS
31	RESET	A3(17)	U	17															
32	CLEAR	A3(14)	R	14															
33	TBB1	A2(L)	L																To API Line 20
34	TBB2	A2(R)	K																To API Line 20
35	PRE-SAMPLE A	A2(V)	V	3															
36	PRE-SAMPLE B	A3(0)	0																
37	20MHZ CLOCK	P22(23)	11																From MFL Line 10
38	RESET TB 1	A13(P)	10																To API Line 20
39	MESL	A13(0)	20																To EXT Source J16(m)
40	RESET TB 2	A6(20)	21																
41	SAMPLE	P24(1)	4																From API Line 100
42	ENABLE EXT TB	S4AR(10)	2																From J15(HH) J16(HH) rear
43	10MHZ CLOCK	A3(0)	J																To API Line 00
44	TB1	A3(L)	L	10															
45	TB2	A3(M)	M	11															
46	TB3	A3(N)	N	12															
47	TB4	A3(P)	P	13															
48	TB5	A3(R)	R	14															
49	TB6	A3(S)	S	15															
50	TB7	A3(T)	T	16															
51	TB8	A3(U)	U	17															
52	TB9	A3(V)	V	18															
53	TB10	A3(W)	W	19															
54	TB11	A3(X)	X	20															
55	TB12	A3(Y)	Y	21															
56	T0	A4(E)	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	
57	T2	A4(F)	F	6	6	6	6	6	6	6	6	6	6	6	6	6	6	6	
58	T4	A4(H)	H	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	
59	T12	A4(J)	J	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	To API Line 10
60	T14	A4(K)	K	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	

Table 4-2. Wiring Lists (Cont'd)

PART H2 5486A (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'
61	T16	A4(L)																					
62	T26	A4(M)																					
63	T28	A4(N)																					
64	T34	A4(P)																					
65	T36	A4(R)																					
66	T40	A4(S)																					
67	T50	A4(T)																					
68	T58	A4(U)																					
69	T60	A4(V)																					
70	T80	A4(W)																					
71	T86	A4(X)																					
72	T90	A4(Y)																					
73	START ADC	A5(P)																					
74	PRESET TOTAL 10 ²	S3AF(1)																					
75	PRESET TOTAL 10 ³	S3AF(2)																					
76	PRESET TOTAL 10 ⁴	S3AF(3)																					
77	PRESET TOTAL 10 ⁵	S3AF(4)																					
78	PRESET TOTAL 10 ⁶	S3AF(5)																					
79	PRESET TOTAL 10 ⁷	S3AF(6)																					
80	SWAVE	S1AF(3)																					
81	DISPLAY	A8(20, X)																					
82	SUM	A8(16, T)																					
83	AVE	A8(16, S)																					
84	L START	P23(36)																					
85	L START A	A10(D)																					
86	SENS MULT AUTO	S2BR(13)																					
87	PREPARE	A8(21, Y)																					
88	HIST BEGIN	A8(18, V)																					
89	AMP HIST	P24(41)																					
90	MCS COUNT UP	P24(2)																					

Table 4-2. Wiring Lists (Cont'd)

PART H2 5486A (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'	TIME BASE 'A'
91	SWMCS	S1AF(7)																					
92	MCS	A8(U)																					
93	HIST END	A8(19, W)																					
94	P/D	A10(E)																					
95	ADV PAR1	A9(E)																					
96	PRESET SHIFT CONT	A5(S)																					
97	START- SHIFT	A5(2)																					
98	SET SCALE NUMBER	A5(L)																					
99	CLEAR- HOLD	A5(N)																					
100	COUNT UP A	A5(M)																					
101	ADVANCE PAR 2	A5(R)																					
102	SWSUM	S1AF(1)																					
103	ADCFIN	P24(5)																					
104	ADCFIN	A10(C)																					
105	EXTAVE	P23(2)																					
106	EXT PREP	P23(1)																					
107	CS ATTACHED	P23(7)																					
108	ENCLLP& ENCT PAR	A6(B)																					
109	CLEAR- PAR A	A6(F)																					
110	OUTPUT- MPX	A6(D)																					
111	SET IN MPX	A6(E)																					
112	SET PAR A	A13(E) A6(C)																					
113	SET SWEEP SUM	A6(H)																					
114	INHIBIT- STATE																						
115	ALLOW- STATE																						
116	L STOP	A13(14)																					
117	RESET ADC	A7(N)																					
118	SET MBS	A7(L)																					
119	CYCLE	A7(D)																					
120	CLEAR I	A7(E)																					

Table 4-2. Wiring Lists (Cont'd)

PART H2 5486A (CONT'D)																			
LINE	SIGNAL NAME	SIGNAL SOURCE	TIME BASE "A"	LOGIC MATRIX "A" A1	PROGRAM SELECTOR "A" A2	PROGRAM SELECTOR "A" A3	LOGIC MATRIX "A" A4	SHIFT CONTROL LOGIC "A" A12	LOGIC MATRIX "A" A13	P23	P23	P24	P25	REMARKS					
121	SET VERT	A7(K)		K						5	35	10		API Line 45					
122	SET HORIZ	A7(M)		M							17			To Mem					
123	ENSHIFT RIGHT	A7(J)		J						3				To MFL					
124	ENSHIFT LEFT	A7(H)		H						2				To MFL					
125	ENABLE COUNT	A7(F)		F						1				To MFL					
126	WRITE	A7(C)		C							19			To Memory					
127	READ	A7(B)		B							18			To Memory					
128	SET AVE	A9(F)			2	F													
129	SET SUM	A9(H)			3	H													
130	SET MCS	A10(I)			4		16												
131	SET HIST BEGIN	A10(12)			5		12												
132	SET HIST END	A10(13)			6		13												
133	SET DISP	A9(C)			7	C													
134	SET PREPARE	A9(B)			8	B													
135	SET NOP	A9(M)			9	M													
136	STATE ENABLED	A8(10)			10	J	K												
137	CHAN OK	P24(9)			10						9	34		From API					
138	PSD 2	P22(46)	B		9				46					From MFL					
139	L DISPLAY	P23(33)	E		4		K	9		38	30	5		From LD&FF					
140	SAMPLE	A10(N)			11	N													
141	PROCESS	A10(10)			6	10													
142	NON PROCESS	A10(11)			7	11													
143	START PBH	P23(31)			20			X		31				From LD&FF					
144	PBH CONTINUE	P23(32)			21					32									
145	L RECORD	P23(39)			18	P		19		39				From LD&FF					
146	STOP PBH	P23(35)			19					35				From LD&FF					
147	NORMAL	S9AF			S														
148	PRESET REACHED	A12(V)			T		V												
149	PRESET TOTAL	P22(21)			P					21				From MFL					
150	SW HIST & EN20MHZ	S1AF(5)			13			6			12	37		To MFL Line 18					

Table 4-2. Wiring Lists (Cont'd)

PART H2 5486A (CONT'D)																			
LINE	SIGNAL NAME	SIGNAL SOURCE	TIME BASE "A"	LOGIC MATRIX "A" A1	PROGRAM SELECTOR "A" A2	PROGRAM SELECTOR "A" A3	LOGIC MATRIX "A" A4	SHIFT CONTROL LOGIC "A" A12	LOGIC MATRIX "A" A13	P23	P23	P24	P25	REMARKS					
151	DISPLAY PBH	P23(33)			16						33			From LD&FF					
152	RECORD PBH	P23(34)			17						34			From LD&FF					
153	L STOP	P23(40)			15			Y			8, 40	15	40	From LD&FF					
154	SET-L START	A9(X)			X						26			To LD&FF					
155	SET-L CONTINUE	A9(Y)			Y						27								
156	SET-L STOP	A9(W)			W						30			To LD&FF					
157	SET-L DISPLAY	A9(U)			U						3, 28			To LD&FF Line					
158	SET-L RECORD	P23(39)			V						29			To LD&FF					
159	PRESET	P24(42)			4							42	17	From API					
160	TIME HIST	P24(43)			6							43	18	From API					
161	L CONTINUE	P23(37)			3						37			Not used					
162	DISPLAY DEFEAT	P24(37)			8							37	12	From API					
163	PROCESS INHIBIT	A18(N)			M		N												
164	ADVANCE BAR 3	A10(U)			U		17												
165	ADVANCE BAR + 1	A10(R)			R						27			To MFL					
166	START	A10(9)			9						23	40	15	To API Line 17					
167	BC1	A12(8)			J	8													
168	BC2	A12(9)			K	9													
169	BC3	A12(10)			L	10													
170	BC4	A12(11)			M	11													
171	BC5	A12(12)			N	12													
172	BC6	A11(P)			P	13													
173	BC7	A11(R)			R	14													
174	BC8	A11(T)			T	16													
175	BC10	A11(U)			U	17													
176	BC11	A12(18)			V	18													
177	BC12	A12(19)			W	19													
178	BC13	A11(X)			X	20													
179	7 BITS	P24(10)			15							10	35	From API					
180	9 BITS	P24(11)			16							11	36	From API					

Table 4-2. Wiring Lists (Cont'd)

PART H2 5488A (CONT'D)															
LINE	SIGNAL NAME	SIGNAL SOURCE													REMARKS
181	SWEEP NUM 2 ⁰	S8AF(17)										2			
182	SENS MULT 2 ⁰	S2AF(14)										B			
183	SWEEP NUM 2 ¹	S8AF(16)										3			
184	SENS MULT 2 ¹	S2AF(15)										C			
185	SWEEP NUM 2 ²	S8AR(18)										4			
186	SENS MULT 2 ²	S2AR(12)										D			
187	SWEEP NUM 2 ³	S8BF(18)										5			
188	SENS MULT 2 ³	S2BF(15)										E			
189	SWEEP NUM 2 ⁴	S8BR(20)										7			
190	LDISPLAY	A12(L)										L		11	To Ext Source J16(F)
191	SHIFT 1	A12(P)										P		8	To MFL Line 14
192	CLAC18 SETAC18	A12(W)										W		14	To MFL Line 215
193	MAIN SRQ	P23(43)										7		43	From Ext Source J16(E)
194	SUB SRQ	P23(44)										8		44	From Ext Source J16(M)
195	SAWTOOTH/ TRIANGLE	P23(9)										10		9	From Rear 86
196	AC19	P22(22)										X		22	From MFL Line 96
197	ENABLE PAR TO HOLD	P22(41)										3		41	From MFL Line 150
198	PSDI	P22(45)										D		45	From MFL Line 141
199	COUNT ON PAR C	P22(44)										R		44	From MFL Line 199
200	RECORD FBM	P23(47)										V		47	From LD&FF Line 18
201	MBSSL	A13(11)										H		45	To Memory Line 50
202	Not Assigned														Not Assigned
203	SET DAR B	A13(5)										5		48	To MFL Line 158
204	ENABLE DAR TO HOLD	A13(C)										C		40	To MFL Line 151
205	ADVANCE PAR + 1	A13(T)										T		32	To MFL Line 185
206	ADVANCE PAR - 1	A13(16)										16		35	To MFL Line 187
207	CLEAR DAR A	A13(20)										20		26	To MFL Line 154
208	PEN LIFTER	A13(W)										W		24	To Rear RNC J30 (pen lift control)
209	SW HST	A13(F)										F		47	To MFL Line 19 To Mem Line 49
210	OLD DR TO NEW DR CONEN	P22(37)												37, 12	From MFL Line 191 to MFL

Table 4-2. Wiring Lists (Cont'd)[illegible]

PART I - 5487A FOUR CHANNEL INPUT
(ANALOG PLUG-IN) Table 4-2 (Cont'd)

Wiring Diagram: Figure 4-13

This part of the table lists all connections in the 5487A FOUR CHANNEL INPUT (Analog Plug-In) unit.

This list is based on the list for the 5485A (Part C of this table). All signals that are common to both units, and referenced from other lists, have the same line reference number in both lists. Note, however, that there is not necessarily a line-for-line correspondence between the two lists; in some cases, a signal that appears only in the 5487A may be listed where a different signal in the 5485A was listed, because the 5485A signal is not in the 5487A; this explanation also applies to blank spaces in the table, a signal was deleted with no other signal to replace it.

Table 4-2. Wiring Lists (Cont'd)

PART I 5487A (CONT'D)																								
LINE	SIGNAL NAME	SIGNAL SOURCE	A1 FOUR-CHANNEL INPUT AMPLIFIER	A2 SAMPLE AND HOLD	A3 ADC	A4 SWITCHING LOGIC	A5 OUTPUT AMPLIFIER	A6 SWITCHING LOGIC	A7 INTERFACE	P25	P26	P27	P28									J23	J24	REMARKS
1	+12V	P28(4)	9, K										4											From Main Frame
2	-12V	P28(12)	20, X										12											From Main Frame
3	+5V	P28(2, 10)	6F, 12, N										2, 10											Also on Pin A (14) thru 100
4	GRD	P28(1, 9, 8, 16)	17, U	5, E	19, W		18W, 19W						1, 9, 8, 16											From Main Frame
5	+19.5V	P28(6)						11					6											From Memory Regulator
6	-19.5V	P28(14)		8, J									14											From Memory Regulator
7	INPUT A	A8	11, M																					From J1 thru A8
8	INPUT B	A9	14, R																					From J2 thru A9
9	INPUT C	A10	17, U																					
10	INPUT D	A11	22, Z																					
11	D1 DISP MULT	A4(13)				13, V																		
12	D2 DISP MULT	A4(14)				14, T																		
13	I1 INPUT	A4(15)	8			15																		
14	I2 INPUT	A4(16)	7			16																		
15	INPUT AMPLIFIER	A1(1)	1	1																				
16	SWAVE	P25(3)	18							2												27		From LPI Line 20
17	START (T0)	P25(15)	3							15												40		From LPI Line 196
18	STOP (T12)	P25(44)	4, D							44												19		From LPI Line 39
19	VERTICAL DAC	P25(47)	11, M								47													From Memory Line 23 thru 233
20	BASELINE ADJ	R1	13																					
21	DCBAL	R2	10, L																					
22	+REF	A2(7, H)	7, N																					To R4 & R6
23	-REF	A2(8, J)	8, J																					To R5 A&B Balance
24	NOISE SIGNAL	A2(23, Z)	22, 22, Z			B						25												To Rear Panel 36
25	SAMPLED SIGNAL	A2(9)	6			A																		
26	DATA SIGNAL	A2(14)	14			C																		
27	START ADC	P25(19)	13, F			13				19											6	44		From LPI Line 73
28	TDR1	P25(7)	2, B							7												32		From LPI Line 33
29	TDR2	P25(9)	3, C							9												33		From LPI Line 34
30	RESET ADC	P25(20)	15							20													45	From LPI Line 117

Table 4-2. Wiring Lists (Cont'd).

PART 1 5487A (CONT'D)																			
LINE	SIGNAL NAME	SIGNAL SOURCE	A3 ADC	A1 SWITCHING LOGIC	A3 OUTPUT AMPLIFIER	A3 SWITCHING LOGIC	P25	P26	P27										REMARKS
31	RAMP FIN	A3(16)	16		16														
32	COUNT DN ENABLE	A3(21)	21		21		42	42					13, 12						MFL 191 LPI 210
33	COUNT UP ENABLE	A3(18)	18		R		17												To MFL Line 189
34	7 BITS	A3(1, A)	1, A		10		35						10						To LPI Line 179
35	9 BITS	A3(6, F)	6, F		11		36						11						To LPI Line 180
36	SAARI	P27(43)		S				43											From Memory Line 123
37	SBARI	P27(22)		V				22											From Mem Line 123
38	SBARO	P27(42)		Y				42											From Mem Line 124
39	SAARO	P27(21)		Z				21											From Mem Line 125
40	CHANNEL COMMAND	P27(18)		F				18											From EXT Source
41	AR0	P26(14)		1				14											From MFL Line 193
42	AR1	P26(39)		2				39											From MFL Line 194
43	HISTOGRAM	P25(37)			4		37												From EXT Data J12(24)
44	SET IN MPX	P25(11)		22			11						36						From LPI Line 111
45	SET DISP MULT	P25(10)		21			10						35						From LPI Line 121
46																			
47	"A" ON/OFF	S4		3															
48	"B" ON/OFF	S5		4															
49	"C" ON/OFF	S6		5															
50	"D" ON/OFF	S7		6															
51	DISP SW DATA	S3AF(9)		A															
52	DISP SW NOISE	S3AF(10)			E														
53	DISP SW INPUT	S3AF(11)			D														
54																			
55																			
56																			
57																			
58																			
59																			
60																			

Table 4-2. Wiring Lists (Cont'd)

PART 1 5487A (CONT'D)																			
LINE	SIGNAL NAME	SIGNAL SOURCE	A3 ADC	A1 SWITCHING LOGIC	A3 OUTPUT AMPLIFIER	A3 SWITCHING LOGIC	A1 INTERFACE	P25	P26	P27									REMARKS
61	CHAN OK	A4(11)		11			34											9	To LPI Line 137
62	DISPLAY DEFEAT	A4(B)		B			12											37	To LPI Line 162
63	MAARI	GND					40												To Memory Line 133
64	MBARI	GND					41												To Memory Line 132
65	MBARO	GND					15												
66	MAARO	GND					16												
67																			
68																			
69																			
70	"A" GAIN	A8R10		J															
71	"A" POSITION	R4		L															
72	"B" GAIN	A9R10		R															
73	"B" POSITION	R5		S															
74	"C" GAIN	A10R10		2															
75	"C" POSITION	R6		1															
76	"D" GAIN	A11R10		M															
77	"D" POSITION	R7		P															
78	VERT DEFECTION	A3(21)		21			49												To Disp Sect & Vert Scope Out
79	C.S. ATTACHED	P27(19)		Z			19										7		From EXT Source
80	10 MHZ CLOCK	P25(41)		V			41											16	From LPI Line 43
81	TIME HISTOGRAM	S2		3															
82	FREQ HISTOGRAM	S2		1															
83	L STOP	P25(40)		6			40											15	From LPI Line 153
84	ADC FIN ENABLE COUNT UP A	A8(22)		22			30											3	To LPI Line 103
85	PRES HET	A8(15)		15			33												To MFL Line 21
86	TIME HET	A8(8)		8			17											42	To LPI Line 159
87	VARIANCE OUTPUT	A8(7)		7			18											43	To LPI Line 160
88	HORIZ DAC	P26(44)		10			44												To J32(Rear) Variance Out
89	RESET	P25(14)		2			14												From Mem Line 42 to Rear Panel J9
90	TR1	P25(14)		2			14											39	From LPI Line 38

PART J - 5488A AVERAGE/CORRELATION INPUT
(ANALOG PLUG-IN) Table 4-2 (Cont'd)

This part of the table lists all connections in the 5487A AVERAGE/CORRELATION INPUT (Analog Plug-In) unit.

In most cases, this list also applies directly to the H01-5485A.

4343

Table 4-2. Wiring Lists (Cont'd)

PART J 5488A (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	A1 INPUT AMPLIFIER	A2 FAST ADC	A3 CORR. COEFF. GEN.	A4 RAMP-BUILD. DIFF. AMPL.	A5 ADC	A6 SWITCHING LOCK A	A7 OUTPUT AMPLIFIER	A8 SWITCHING LOCK B	A9 INTERFACE	P26	P27	P28	P29	P30	P31	P32	P33	P34	REMARKS		
1	-12V	P28(4)	5, K																			From Main Frame	
2	-12V	P28(12)	20, X							20, X					32							From Main Frame	
3	-5V	P28(2, 10)	12, N												2, 10							Also on Pin A1(14) Thru 10	
4	GRD	(1, 9) P28(8, 16)	17, U 19, W	2, 14 17, 21	17, U 19, W	17, U 19, W	17, U 19, W	17, U 19, W	17, U 19, W	17, U 19, W	19, W				8, 9 8, 16							From Main Frame	
5	-19.5V	P28(6)																				From Main Frame	
6	-19.5V	P28(14)																				From A1 Thru A9	
7	INPUT A	A10	14, R																			From J2 Thru A9	
8	INPUT B	A11	18, V																				
9	CORRELATION	B7	5, E		2, B																		
10	-5VREF	A1(15, S)	15, S																			To S1, 2, 4, 5, 7, 8	
11	SAMPLE INTERVAL	A1(1, A)	1, A	7																			
12	PRODUCT	A3(18)		18	8, J																		
13																							
14	CHAN "A" INPUT AMPL. OUTPUT	A1(22, 2)	2, Z	22																			
15	SWAVE	P25(3)		18, V																		From LPI Line 80	
16	START (T0)	P25(15)	3, B		3, C										15							From LPI Line 106	
17	STOP (T12)	P25(44)		4, D											44							From LPI Line 39	
18	VERTICAL DAC	P26(47)		11, M											47							From Mem Line 22 Thru 33	
19	BASLINE ADJ	R1		15, N																			
20	DC BAL	R2		7, H																			
21	-REF	A4(10, L)																				To Front Panel Controls To R4 & R5	
22	-REF	A4(5, E)																				To RMA-B Balance	
23	NONE SIGNAL	A4(22, Z)		22, Z	22										35							To Rear Panel J6	
24	SAMPLED SIGNAL	A4(5, F)		5, F																			
25	DATA SIGNAL																						
26	START ADC	P25(19)		13				13														From LPI Line 73	
27	TBB1	P25(7)		2											7							From LPI Line 33	
28	TBB2	P25(8)		3											8							From LPI Line 34	
29	RESET ADC	P25(20)		14											20							From LPI Line 117	

Table 4-2. Wiring Lists (Cont'd)


PART J 5488A (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	A1 INPUT AMPLIFIER	A2 FAST ADC	A3 CORR. COEFF. GEN.	A4 RAMP-BUILD. DIFF. AMPL.	A5 ADC	A6 SWITCHING LOCK A	A7 OUTPUT AMPLIFIER	A8 SWITCHING LOCK B	A9 INTERFACE	P26	P27	P28	P29	P30	P31	P32	P33	P34	REMARKS		
31	RAMP PIN	A5(16)				16			16														
32	COUNT DN ENABLE	A5(21)				21			21			42							37, 12			MFL 191 LPI 210	
33	COUNT UP ENABLE	A5(18)				18			R			17							36, 10			To MFL Line 189	
34	7 BITS	A5(1)				1			10			35								10		To LPI Line 179	
35	9 BITS	A5(6)				6			11			36								11		To LPI Line 180	
36	SAARI	P27(43)						S						43								From Mem Line 123	
37	SEARI	P27(22)						R						22								From Mem Line 122	
38	SEARD	P27(42)						15						42								From Mem Line 124	
39	SAARD	P27(21)						14						21								From Mem Line 125	
40	CHANNEL COMMAND	P27(18)						T						18								From Ext Source	
41	ARO	P26(14)						E						14								From MFL Line 193	
42	ARI	P26(30)						F						30								From MFL Line 194	
43	HISTOGRAM	P25(37)						U	4					37								From Ext Data J12(24)	
44	SET IN MPX	P25(11)						M						11							36	From LPI Line 111	
45	SET VERT	P25(10)						L						10							36	From LPI Line 121	
46	DISPLAY	P25(5)						J						5							30	From LPI Line 139	
47	A OFF	51AF(1 1/2)						13														From "A" Display SW	
48	A DATA SIGNAL	51AF(5 1/2)						V														From "A" Display SW	
49	DA	52CF(2)						5														From "A" Mem Select	
50	CA	52CF(1)						6														From "A" Mem Select	
51	BA	52BF(2)						7														From "A" Mem Select	
52	AA	52AF(1)						8														From "A" Mem Select	
53	EA	52DF(7)						22														From "A" Mem Select (O'Lap)	
54	B OFF	54AF(1 1/2)						10														From "B" Display SW	
55	B DATA SIGNAL	54AF(5 1/2)						18														From "B" Display SW	
56	DB	55CF(2)						1														From "B" Mem Select	
57	CB	55CF(1)						2														From "B" Mem Select	
58	BB	55BF(2)						3														From "B" Mem Select	
59	AB	55AF(1)						4														From "B" Mem Select	
60	EB	55DF(7)						2														From "B" Mem Select (O'Lap)	

Table 4-2. Wiring Lists (Cont'd)

PART J 5480A (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	AT INPUT AMPLIFIER	AS FAST ADC	AS CORR. CONF. GEN.	AS CORR. HOLD. DET. AMPL.	AS ADC	AS SWITCHING LOGIC A	AT OUTPUT AMPLIFIER	AS SWITCHING LOGIC B	AS INTERFACE	P26	P26	P27	P28	J16	J16	J22	J22	J24	REMARKS		
61	CHAN OK	A6(H)					H					34								9	To LPI Line 137		
62	DHP DEFEAT	A6(21)					21					12								37	To LPI Line 163		
63	MAARI	A6(A)					A					40									To Memory Line 133		
64	MBARI	A6(B)					B					41									To Memory Line 133		
65	MBARO	A6(C)					C					15									To Memory Line 130		
66	MAARO	A6(D)					D					16									To Memory Line 131		
67	OVERLAY	A6(16)					16	16															
68	SEG	A6(17)					17	6															
69	A DHP	A6(P)					P	13															
70	"A" NOISE SIGNAL	51AF(7 1/2)						A													From "A" Display SW		
71	"A" INPUT SIGNAL	51AF(3 1/2)						B													From "A" Display SW		
72	"B" NOISE SIGNAL	54AF(7 1/2)						D													From "B" Display SW		
73	"B" INPUT SIGNAL	54AF(3 1/2)						E													From "B" Display SW		
74	"A" VERNIER	A10R10						H															
75	"A" POSITION	R5						L															
76	"B" VERNIER	A11R10						J															
77	"B" POSITION	R6						M															
78	VERT DEFL	A7(18)						18				40									To Disp Sect & Vert Scope Out		
79	C.S. ATTACHED	P27(19)				15, 8		14				19				5			7		From Ext Source		
80	10 MHZ CLOCK	P25(41)						V				41								16	From LPI Line 43		
81	TIME RE-TOGRAM	89						3															
82	FREQ RE-TOGRAM	88						1															
83	L STOP	P25(40)						6				40								15	From LPI Line 153		
84	ADC PIN	A4(23)						23				30								5	To LPI Line 163		
85	ENABLE COUNT	URA						15				32									To MFL Line 31		
86	TIME SET	A8(8)						8				17								43	To LPI Line 169		
87	TIME SET	A8(T)						T				18								43	To LPI Line 169		
88	VARIANCE OUTPUT	A8(Y)						Y				46									To J28 (Near) Variance Out FROM NORM LINE 43 to Rear Panel 28		
89	NORMZ DAC	P26(44)										10				44							
90	RESET TR	P25(14)										2				14				39	From LPI Line 36		

Table 4-2. Wiring Lists (Cont'd)

PART J 5480A (CONT'D)																							
LINE	SIGNAL NAME	SIGNAL SOURCE	AT INPUT AMPLIFIER	AS FAST ADC	AS CORR. CONF. GEN.	AS CORR. HOLD. DET. AMPL.	AS ADC	AS SWITCHING LOGIC A	AT OUTPUT AMPLIFIER	AS SWITCHING LOGIC B	AS INTERFACE	P26	P26	P27	P28	J16	J16	J22	J22	J24	REMARKS		
91	MCS INPUT	P27(46)										3		49							From Rear J31 MCS In		
92	PLOT	P27(45)										14		45							From Rear J14 Plot		
93	L RECORD	P27(40)										31		40					39		From L. DR Line 24		
94	EKT SAMPLE	P27(15)										18		15							From Rear J4(Sample In)		
95	Z AXIS SWEEP VOLTAGE	P27(41)										2		41							From Display Line 21		
96	POS SYNC OUT	A9(1)										1		39							To Rear J8		
97	NEG SYNC OUT	A9(7)										7		14							To Rear J7		
98	MCS COUNT UP	A9(4)										4	27							2	To LPI Line 90		
100	SAMPLE	A9(22)										22	26							1	To LPI Line 41		
101	SEEK	A9(13)										13		44							To Rear Panel J13		
102	BIT NO. 1	A2(4, D)						4, D	2, 4														
103	BIT NO. 2	A2(15, S)						15, S	1, 3														
104	BIT NO. 3	A2(16, T)						16, T	5, 16														
105	BIT NO. 4	A2(13, P)						13, P	6, 13														
106	START POINT NO. 1	A1(8, J)																			Not Used		
107		A1(4, D)																			Not Used		



NOTES

1. J9 AND J29 CAN BE USED AS INPUTS TO DISPLAY SECTION WHEN PLUG-INS ARE REMOVED.
2. CAN BE USED AS INTENSITY MODULATION INPUT AT ANY TIME.
3. A1A4 WAS (01200-66506) IN OLDER INSTRUMENTS. THE CURRENT BOARD IS A DIRECT REPLACEMENT FOR THE OLDER ONE.

Figure 4-7
5480A/B (Display Section A1)
Wiring List: Table 4-2, Part B
4-149





Figure 4-8
5480A/B (Memory Section A2)
Wiring List: Table 4-2, Part C
4-151



NOTES

1. J15 AND J17 INFORMATION APPLIES ONLY TO 5480A'S HAVING SERIALS PREFIXED 852- AND BELOW.



4-153

✓


1

9

Main Frame Logic Section (A3) is located at the lower left-hand rear corner of the 5480A/B. Board assemblies are numbered, in order, from the rear to the front of the instrument; there is a vacant (spare) board location between A1 and A3.

Figure 4-9
5480A/B (MAIN FRAME LOGIC A3)
Wiring List: Table 4-2, Part D

NOTES



1. REFERENCE DESIGNATIONS WITHIN THIS ASSEMBLY ARE ABBREVIATED. ADD ASSEMBLY NUMBER TO ABBREVIATION FOR COMPLETE DESCRIPTION.
2. UNLESS OTHERWISE SPECIFIED:
RESISTANCE IN OHMS;
CAPACITANCE IN PICOFARADS;
3.

START	STOP	DISPLAY	RECORD
-------	------	---------	--------

SWITCH CONNECTIONS
2,4: NORMALLY OPEN
1,3: NORMALLY CLOSED
CENTER CONNECTIONS: LAMP

REFERENCE DESIGNATIONS

NO	PREFIX	A4	A4A1
052	051,2,4,5	CI-3 CRI-3	ZI-11 QI-7 RI-27
	SI,2,4-7		

TABLE

REFERENCE DESIGNATIONS	HP PART NUMBER
CR 1:2	1901 - 0040
3	1902 - 3268
IC 1, 5, 7, 11	W20 - 0048
2, 4, 6, 8, 10	- 0069
3, 9	- 0054
Q1	1853 - 0020
Z-7	1854 - 0246
	2N3643

05-400-9-




Figure 4-10
5480A/B (LD and FF A4, and Power Supply A5)
Wiring List: Table 4-2, Part E

NOTES:

1. A4 (A4A1) is located immediately behind the 5480A/B front-panel section on which the illuminated pushbuttons are mounted. For access to this section, remove top cover, and swing memory section deck out of the way.
2. A5 (Power Supply Section) is located at lower right-hand rear corner of 5480A/B unit. For access to boards in this section, remove top cover and swing memory section deck out of the way. For access to board sockets, remove bottom cover.

Figure 4-10
5480A/B (LD and FF A4, and POWER SUPPLY A5)
Wiring List: Table 4-2, Part E




Figure 4-11
5485A
Wiring List: Table 4-2, Part G
4-157