## Practical Submission Sheet

Term: 2020-1 Submission Date: October 16, 2020

Lecture Date: October 16, 2020. Practical Number: 8 Course Code: PHY249 Section: G2903

Registration Number: 11912610 Roll No: 03

Student Name: Aayush Arya

#### Aim

To create XOR and NOT gates using NAND logic.

## Concepts Learnt

# Key Observations & Insights

### **Application Areas**

### Report




Figure 1: NAND combination for constructing the NOT (inverter) gate.

Input	Output
0	1
1	0

Table 1: Truth table for the NAND combination. It can be seen that it behaves identically to a NOT gate.




Figure 2: NAND logic for the XOR gate.

Input A	Input B	Output
0	0	0
0	0	1
0	1	1
0	1	0

Table 2: Truth table for the logic system in Figure 2  $\,$ 




Figure 3:  $f = \overline{X}.Y + \overline{X}.Z + Y.Z$