



CDO	DRIVE
1	S1Q1
2	S1Q2
3	S1Q3
4	S1Q4
5	S2Q1
6	S2Q2
7	S2Q3
8	S2Q4
9	S3
10	RG
11	SG
12	P1A
13	P1B
14	P2A
15	P2B
16	P3A
17	P3B
18	TGA
19	TGB







Typical Pwr dissipation for CPLD Altera EPM240 with 3.3 V Vcc and running at 100 MHz is 100 mW (Altera app note re: MAX II power considerations)

IO	Signal
IO	ADDR2
IO	ADDR1
IO	ADDR0
IO	P1
IO	RG
IO	SG
IO	S3
IO	SIMO
IO	LOAD MAX2 N
IO	SEL MAX2 N
IO	PH CLK23
IO	PH CLK22
IO	PH CLK21
IO	PH CLK20
IO	PH CLK19
IO	PH CLK18
IO	PH CLK17
IO	PH CLK16
IO	PH CLK9
IO	PH CLK8
IO	PH CLK6
IO	PH CLK7
IO	PH CLK11
IO	PH CLK1
IO	PH CLK2
IO	PH CLK3
IO	PH CLK4
IO	PH CLK5
IO	PH CLK12
IO	PH CLK13
IO	PH CLK14
IO	PH CLK15
IO	PH CLK10
IO	LOAD MAX1 N
IO	SEL MAX1 N



Pins adjacent to and pin below signal are all grounded


BIAS V ON	BIAS V ON
SEL MAX1 n	SEL MAX1 n
SEL MAX2 n	SEL MAX2 n
LOAD MAX1 n	LOAD MAX1 n
LOAD MAX2 n	LOAD MAX2 n




Had a signal net SEL\_N(6) which only showed up as an input to CPLD. Could I have deleted it as an input coming from FPGA board? . Status: removed net signal

Added a new signal to CPLD BIAS V\_ON which switches on the bias voltages to the CCD. Was generated by MAX ADC chip but seemed more logical here.

Power dissipation of MAX1257 is about 20 mW with all DAC outputs at zero. Max internal power dis by DAC is with 2.5 Vout and 500 ohm load (12.5 mW per DAC). Worst case for part would be 8\*(12.5)+20 = 120 mW





Is per amplifier=2.75 mA


Max quiescent pwr for U8 = 132 mW


Max q pwr for Q1 or Q2 (+6V/-6V out)=21.6 mW

Power Dissipation (worst case)

	U8	Q1 or Q2 quiescent (Vout = +/- 6V)	Q1 or Q2 Load* (Vout = +/- 6V)	Total W (U8 + Q1 +Q2)
VREFHI/LO 1	132mW	21.6mW	319 mW	814 mW
VREFHI/LO 2	"	"	neg	175 mW
VREFHI/LO 3	"	"	neg	175 mW
VREFHI/LO 4	"	"	406 mW	988 mW
VREFHI/LO 5	"	"	288 mW	752 mW
VREFHI/LO 6	"	"	9.2 mW	194 mW
				<b>2.92 W</b>

\*1 MHz pixel rate/all quadrants clocked






Title			SINISTRO CAMERA CLOCK DRIVER	
			REV. DATE: APRIL 22, 2009	
Size	Number		Revision	
B			A	
Date:	5/11/2009		Sheet of	
File:	\\.\Sinistro_Clk 32A.SchDoc		Drawn By:	4 OF 7



Δ  
DAC output swings  
between zero 4.096V



Title		
SINISTRO CAMERA CLOCK DRIVER		
REV. DATE APRIL 22, 2009		
Size	Number	Revision
B		A
Date:	5/11/2009	Sheet of
File:	\\.\Sinistro_Clk 34A.SchDoc	Drawn By: 6 OF 7