


When RG is HIGH Q1 gate is charged to VRD and voltage across C1 is VRD

U1C is NC but since SG is normally high, U1 is open unless SG is pulsed LOW.

Input waveform needs to run from zero to -5V.


After Reset is finished all the switches are open.

During the SG pulse, U1C is closed which briefly samples the input voltage and the charge injected through C1 and C2 causes the summing node to jump to a new voltage. Time constant $R1 \cdot C1$ sets the rise time of the voltage step seen at the gate of Q1. (set initially at 100 ns).



Title			
SCH, CCD SIMULATOR, FAIRCHILD 486			
Size	Number	Revision	
A	780-00044	1	
Date:	1/7/2013	Sheet of	
File:	\\.\780-00044 rev1, pg1, CCD Simulator, Fairchild 486.SchDoc		

Use press-fit pins Keystone 1996-2 (0.020 pin)
3/9/2012 100 pcs @ Mouser, 700 pcs @Future



Title			SCH, CCD SIMULATOR, FAIRCHILD 486
Size	Number	Revision	
B	780-00044	1	
Date:	1/7/2013	Sheet	of
File:	\\.\780-00044 rev1_pg2_CCD Simulator_Fairchild486 SchDoc	Fairchild486 SchDoc	