


Analog
Sinistro ASP_10A.SchDoc



RESET_BLANK
GAIN_4X
DC_HOLD


CS_n
RD_n
CONVST_n
RESET_n

DB[0..15]
DB[16..31]
DB[32..47]
DB[48..63]


CH1_OUT
CH2_OUT
CH3_OUT
CH4_OUT

ASP_Sel_n
SCLK
SIMO
SOMI


CPLD
Sinistro ASP_20A.SchDoc



Title SINISTRO CAMERA ANALOG SIGNAL PROCESSOR REV. DATE: APRIL 22, 2009			
Size B	Number		Revision A
Date: 3/10/2010	Sheet of		1 OF 4
File: \\.\Sinistro ASP_00A.SchDoc	Drawn By:		



SINISTRO CAMERA ANALOG SIGNAL PROCESSOR			
REV. DATE APRIL 22, 2009			
Size	Number	Revision	
B	3/10/2010	A	
Date:	3/10/2010	Sheet of	2 OF 4
File:	\\.\Simistro ASP 20A.SchDoc	Drawn By:	



BIAS_ADJ range = 0 to +4.096V
With R6/R9 = 10 the full offset adj is 409.6 mV or +/- 204.8 mV. With adj DAC at 1/2 scale (+2.048V) want voltage at TP4 equal to -2.048V which corresponds to -FS at ADC. To do this requires R7 = 39K2. Voltage at TP9 is fixed at +2.048V.

Title		
SINISTRO CAMERA ANALOG SIGNAL PROCESSOR		
REV. DATE APRIL 22, 2009		
Size	Number	Revision
B		A
Date:	3/10/2010	Sheet of
File:	\\.\Sinstro ASP 11A.SchDoc	Drawn By: 4 OF 4