

#### Laboratorio 06


#### Ejercicio 01




## Logic Friday y Ecuaciones booleanas



# Circuitverse




# Ejercicio 02




# Ejercicio 03


# Diagrama




## Caja negra, tablas sin codificar y tablas codificadas




## Logic Friday y Ecuaciones booleanas





#### Circuitverse



## Ejercicio 04

El non-blocking y blocking assignment sirven para emular nuestro circuito en la realidad debido a que puede funcionar en la simulación, pero puede tener un hardware incorrecto. La diferencia entre el non-blocking assingment y el blocking assignmente es que el primero se utiliza para lógica secuencial, ya que se ejecuta en los tiempos que la persona programa, mientras que el blocking se usa para lógica combinacional donde todas las funciones se ejecutan en paralelo.

## Ejercicio 05


## Código archivo.v

```
// Ejercicio05 Flip Flop tipo D de 4 bits
 3
     module FFD4A(input clk , input reset, input set, input [3:0]d, output reg[3:0]q);
 5
          always@(posedge clk, posedge reset)
          if (reset) q<=4'b0000;</pre>
 6
          else
                  q<=d;
 8
          always@ (posedge clk)
10
          if (set) q<=4'b1111;</pre>
11
          else
                  q<=d;
     endmodule
13
14
```

## Código archivo \_tb.v

```
module testbench();
         reg clk, reset, set;
         reg [0:3]D;
 4
         wire [0:3]Q;
 5
 6
         FFD4A G1(clk, reset, set, D, Q);
8 📮
         initial begin
         clk = 0;
 Q
10
         reset = 0;
         set = 0;
11
13
         #1 clk = 0; reset = 1;
14
         #1 \text{ reset} = 0; D = 1; D = 0;
         \#1 set = 1; D = 2;
15
         \#1 D = 3; reset = 1; set = 0;
16
17
         #1 D = 4;set = 1;
         #1 D = 5; set = 0;
18
19
         #1 D = 6; reset = 0;
         #1 D = 7; set = 1;
20
         #1 D = 8; set = 0;
         #1 D = 9; reset = 1;
23
         #1 D = 10; set = 1;
24
         #1 D = 11; reset = 0;
25
         #1 D = 12; set = 0;
26
         #1 D = 13;
27
         #1 D = 14; reset = 1;
28
         #1 D = 15; reset = 0;
29
         end
30
         always
         #2 clk = ~clk;
31
32
         initial
         #200 $finish;
34 □
         initial begin
         $dumpfile("FFD4 tb.vcd");
36
         $dumpvars(0, testbench);
37
39
     endmodule
```

#### Diagrama de Timing



#### Ejercicio 06

#### Ejercicio 06-01

#### Archivo .v

```
//Flip Flop
     module FF (input clk, reset, D, output reg Q);
 3
         always @ (posedge clk or posedge reset)begin
         if (reset)
             Q <= 1'b0;
 5
 6
 7
              Q <= D;
 8
         end
 q
     endmodule
10
     //Ejercicio 01 en Verilog
11
12
     module EJ01(input clck, reset, A, B, output wire Q, output wire [1:0]SF, SP);
13
             //wire SPO, SP1, SFO, SF1;
14
15
             assign SF[0] = (\sim SP[1] & \sim SP[0] & A);
             assign SF[1] = (SP[0] & B) | (SP[1] & A & B);
16
17
             assign Q = (SP[1] & \sim SP[0] & A & B);
18
                  FF M1(.clk(clk), .reset(reset), .D(SF[1]), .Q(SP[1]));
19
20
                 FF M0(.clk(clk), .reset(reset), .D(SF[0]), .Q(SP[0]));
21
     endmodule
22
```


## Archivo \_tb.v

```
module testbench();
         reg clk, reset, A, B;
         wire Q;
wire [1:0]SF, SP;
EJ01 D1(clk, reset, A, B, Q, SF, SP);
         initial begin
  clk = 0;
             reset = 0;
             A = 0;

B = 0;
             #1 reset = 1;
              #1 \text{ reset} = 0;
             A = 1;
B = 0;
#20
             A = 0;

B = 0;
         always
#5 clk = ~clk;
         initial
         #80 $finish;
         $dumpfile("EJ0601_tb.vcd");
         $dumpvars(0, testbench);
         end
     endmodule
```

## Diagrama de Timing



## Ejercicio 06-01

#### Archivo .v

```
//Flip Flop
     module FF (input clk, reset, D, output reg Q);
         always @ (posedge clk or posedge reset)begin
         if (reset)
            Q <= 1'b0;
         else
 6
            Q <= D;
         end
 8
    endmodule
     //Ejercicio 03
     module EJ03(input A, clk, reset, output wire Y1, Y2, Y3);
13
         wire S0, S1, S2, S00, S11, S22;
14
15
         assign S00 = (~S1 & ~S0 & ~A) | (S1 & ~S0 & A) | (S2 & S0);
16
         assign S01 = (~S2 & S0 & A) | (S2 & S0 & ~A) | (S1 & ~S0);
17
        assign S22 = (~S2 & ~S1 & A) | (S2 & ~S1 & ~A) | (~S2 & S1 & ~A) | (S2 & S1 & A);
18
19
        FF U1(clk, reset, S00, S0);
         FF U2(clk, reset, S11, S1);
         FF U3(clk, reset, S22, S2);
         assign Y1 = S0;
24
         assign Y2 = S1;
         assign Y3 = S2;
     endmodule
```

## Archivo\_tb.v

```
module testbench();
        reg clk, reset, A;
wire Y1, Y2, Y3;
         EJ03 D1(A, clk, reset, Y1, Y2, Y3);
         initial begin
         $display("\n");
$display(" Ejercicio 01");
         $display("---
         $monitor("%b %b %b %b %b %b %b , clk, reset, A, Y1, Y2, Y3);
14
         initial begin
        clk = 0;
16
         reset = 0;
         A = 0;
         #1 reset = 1;
18
19
         #1 reset = 0;
         #10
         A = 1;
         #20
         A = 0;
24
         #30
         \ddot{A} = 1;
26
         #40
         A = 0;
29
         A = 1;
30
         #60
         A = 0;
         #70
         A = 1;
         end
34
35
         always
         #5 clk = ~clk;
36
         initial
         #150 $finish;
38
         initial begin
39
40
         $dumpfile("EJ0603 tb.vcd");
41
         $dumpvars(0, testbench);
          end
44 endmodule
```

# Diagrama de Timing

