## ECEN2350 Digital Logic - Lab1 Fall, 2020

Due Mo ndayAugus t31st (beginning of class) 20 Po ints

Name: Cas e Chrisbacher
[Question 1 – 1 pt]
What type o fco mputerare yo uus ing (Windo ws Apple, Linux)?Apple
[Question 2 - 1 pt]
Were yo uable to successfullyinstalliVerilog(Yes / No)?Yes
If no, briefly explain the pro blemsyo uare having:
[Question 3 – 1 pt]
Were yo uable to successfullyinstallGTKWave (Yes / No)?Yes
If no , briefly explain the pro blems yo uare having:
[Question 4 - 1 pt]
Were yo uable to successfullycompileand simulate the my_and design (Yes / No)?Yes
If no, briefly explain the pro blemsyo uare having:
[Question 5 - 1 pt]
Which taxt adito rwill you us ain ECEN2350 this sames to?



## [Question 6 - 3 pts]

The first line of a testbench is `timescale 10 ns / 1 ns

#10 will result in how much simulation time delay? \_\_\_\_\_400 ns\_\_\_\_\_ Hint: If you aren't sure, simulate it.

## [Question 7 - 4 pts]

What are the two primary functions provided by iVerilog?

\_\_\_\_\_Verilo gCompiler\_\_\_\_\_ and \_\_\_\_\_Verilo gSimulato r\_\_\_\_\_

\_\_

## [Question 8 - 4 pts]

Pas te yo urs creen s ho to fyo urGTKWave my\_and s imulatio nhere.





