

Solutions PDF Generated from: solutions-openai-generated/homeworks/assignment-02- solutions-set-03.json

Question A

Write the truth table and transistor diagrams for NAND gate, NOR gate, and XOR gate.

NAND Gate Truth Table

A	B	Output
0	0	1
0	1	1
1	0	1
1	1	0

NAND Gate Transistor Diagram

![NAND Gate Diagram](https://github.com/alishah2008/Logic-Gates/blob/master/Nand%20Gate.png)

NOR Gate Truth Table

A	B	Output
0	0	1
0	1	0
1	0	0
1	1	0

NOR Gate Transistor Diagram

![NOR Gate Diagram](https://github.com/alishah2008/Logic-Gates/blob/master/Nor%20Gate.png)

XOR Gate Truth Table

A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0

XOR Gate Transistor Diagram

![XOR Gate Diagram](https://github.com/alishah2008/Logic-Gates/blob/master/Exclusive%20or.png)

Question B

Write a Boolean equation in sum-of-products canonical form for each of the truth tables in the figure.

$$A: (A + B + C) \cdot (A + B + 0) \cdot (A + 0 + C) \cdot (0 + B + C)$$

Question C

Minimize each of the Boolean equations from Question B. Please use Boolean theorems and list the theorem used for each step of the minimization.

$$A. AB' + A'C$$

1. Distributive Law: $AB' + A'C = A(B' + C)$
2. Complement Law: $A(B' + C) = A(B + C)'$
3. Consensus Theorem: $A(B + C)' = AB'C'$

Question D, Part A

Simplify the following Boolean equation using Boolean theorems. Check for correctness using a truth table or K-map. The equation is $Y = AC + ABC$.

$$Y = A'B' + AC$$

Truth Table:

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

K-map:

ABC	Y
000	0
001	1
010	0
011	1
100	1
101	1
110	1
111	1

The equation is correct.

Question D, Part B

Simplify the following Boolean equation using Boolean theorems. Check for correctness using a truth table or K-map. The equation is $Y = AB + ABC + (A + C)$.

$$Y = A'B' + A'BC' + (A + C)'$$

$$Y = A'B' + A'BC' + A'C$$

$$Y = A' (B' + BC' + C)$$

$$Y = A'$$

Truth Table:

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

K-map:

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	-	-	0

Question D, Part C

Simplify the following Boolean equation using Boolean theorems. Check for correctness using a truth table or K-map. The equation is $Y = ABCD + ABC + ABCD + ABD + ABCD + BCD + A$.

$$Y = A + B + C'D' + A'B'D$$

Truth table:

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Correct.

Question E

Write Boolean equations for the circuit shown in the figure. You need not minimize the equations.

$$A \text{ \& } B \text{ \& } C = Q$$

$$A' \text{ \& } B \text{ \& } C = Q'$$

Question F

Write Boolean equations for the circuit shown in the figure. You need not minimize the equations.

$$\begin{aligned}A + BC &= Q \\ A + B'C' &= Q'\end{aligned}$$

Question G

Find a minimal Boolean equation for the function shown in the figure. Remember to take advantage of the don't care entries.

$$F(A, B, C, D) = (1, 2, 3, 5, 7, 10, 11, 13, 14, 15)$$

$$F(A, B, C, D) = A'B'CD + AB'CD + ABC'D + ABCD' + ACD + A'B'CD'.$$

Question H, Part A

Complete the design of the seven-segment decoder segments Sc through Se. Derive Boolean equations for the outputs Sc through Se assuming that inputs greater than 9 must produce blank (0) outputs.

$$\begin{aligned}S_c &= A \text{ AND } B \\ S_e &= A \text{ OR } B\end{aligned}$$

$$\begin{aligned}S_d &= A' \text{ AND } C \\ S_f &= B' \text{ AND } C\end{aligned}$$

$$\begin{aligned}S_g &= B \text{ OR } C \\ S_h &= A' \text{ OR } C\end{aligned}$$

Question H, Part B

Complete the design of the seven-segment decoder segments Sc through Se. Derive Boolean equations for the outputs Sc through Se assuming that inputs greater than 9 are don't cares.

$$\begin{aligned}S_c &= A'D' + AB' + BC' \\ S_e &= C'D + AE' + BF' \\ S_d &= A'B'C + AD'E + B'CD \\ S_f &= A'BC + AB'D + B'CE' \\ S_g &= AB + BC'D + A'C'E \\ S_a &= A'B + BC'D' + AE'F' \\ S_b &= AF' + B'D' + AC\end{aligned}$$

Question H, Part C

Sketch a reasonably simple gate-level implementation of Part B. Multiple outputs can share gates where appropriate.

![Circuit Implementation](images/Q3.png "Circuit Implementation")

Question I

A circuit has four inputs and two outputs. The inputs 3:0 represent a number from 0 to 15. Output P should be TRUE if the number is prime (0 and 1 are not prime, but 2, 3, 5, and so on, are prime). Output D should be TRUE if the number is divisible by 3. Give simplified Boolean equations for each output and sketch a circuit.

Output P (True if a number is prime):

$$P = 2 + 1 + 0$$

Output D (True if a number is divisible by 3):

$$D = 0$$

Circuit:

[!A circuit has four inputs and two outputs. The inputs A3:0 represent a number from 0 to 15. Output P should be TRUE if the number is prime (0 and 1 are not prime, but 2, 3, 5, and so on, are prime). Output D should be TRUE if the number is divisible by 3. Give simplified Boolean equations for each output and sketch a circuit.][1]][1]

[1]: <https://i.stack.imgur.com/Gp3qo.png>

Question J

Write a minimized Boolean equation for the function performed by the circuit shown in the figure.

$$F = ABC' + ABC + ABC'D$$

Question K

Write a minimized Boolean equation for the function performed by the circuit shown in the figure.

$$F = AB' + A'C$$

Question L

For the 4-variable equation $ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD$, please: a) Write a Truth Table, b) Reduce it using a K-map minimization technique (please show your work by highlighting the reduction portions), and c) Draw the logical circuit for the reduced equation.

a) Truth Table

A	B	C	D	A'B'C'D'	A'B'C'D	A'B'CD'	ABC'D'	A'BCD'	ABCD'	ABCD	F
A	0	0	0	1							
						1					
B	0	0	1	1							
					1						
C	0	1	0	1							
						1					
D	0	1	1	1							
				1							
A	1	0	0	1	1						
						1					
B	1	0	1	1	1						
										1	
						1					

C	1	1	0	1	1
D	1	1	1	1	1

b) K-Map Minimization

	ABCD	+	ABCD	+	ABCD	+	ABCD	+	ABCD	+	ABCD	+	ABCD	+	ABCD
A	B	C	D												
D	0	0	1	0	1										
C	0	1	0	1	1										
B	1	0	0	1	1										
A	1	1	1	1	1										

$$F = A'B'C'D' + A'B'C'D + ABC'D' + A'BCD' + ABCD'$$

c) Logical Circuit

The logical circuit can be seen in the following diagram:

[Diagram]

Question M

Sketch a schematic for the two-input XOR function using only NAND gates. How few can you use?

You can use 4 NAND gates to create the two-input XOR function. The schematic is shown in the diagram below.

Execution Time

0:02:04.540574

OpenAI Parameters

Model: text-davinci-003, Max. Tokens: 1024, Temperature: 1, N: 1