

Solutions PDF Generated from: solutions-openai-generated/homeworks/assignment-02- solutions-set-01.json

Question A

Write the truth table and transistor diagrams for NAND gate, NOR gate, and XOR gate.

NAND Gate

Truth Table

Input A	Input B	Output
0	0	1
0	1	1
1	0	1
1	1	0

Transistor Diagram

[![NAND Gate.png](https://i.postimg.cc/brqdpmpP/NAND-Gate.png)](https://postimg.cc/dW2QDfV1)

NOR Gate

Truth Table

Input A	Input B	Output
0	0	1
0	1	0
1	0	0
1	1	0

Transistor Diagram

[![NOR Gate.png](https://i.postimg.cc/GtM8QRL7/NOR-Gate.png)](https://postimg.cc/7mTCYzY6)

XOR Gate

Truth Table

Input A	Input B	Output
0	0	0
0	1	1
1	0	1
1	1	0

Transistor Diagram

[![XOR Gate.png](https://i.postimg.cc/KySx8skV/XOR-Gate.png)](https://postimg.cc/RzcyjCb0V)

Question B

Write a Boolean equation in sum-of-products canonical form for each of the truth tables in the figure.

Table 1: (A B) (C D)
Table 2: (A B) (C D)
Table 3: (A B) (C D)
Table 4: (A B) (C D)

Table 1: $(A'B' + CD)$
Table 2: $(A'B' + C + D)$
Table 3: $(A + B)(C + D)$
Table 4: $(A + B)(C' + D')$

Question C

Minimize each of the Boolean equations from Question B. Please use Boolean theorems and list the theorem used for each step of the minimization.

A) $x' + xy$

Theorem Used:

1) Rule of Idempotence: $x + x = x$

$$x' + xx' = x' \quad (x + x' = 1)$$

B) $(x + y)'(x' + y')$

Theorem Used:

1) Complement of a Sum: $(x + y)' = x'y'$

$$(x + y)'(x' + y') = x'y'x'y' = x'y'$$

Question D, Part A

Simplify the following Boolean equation using Boolean theorems. Check for correctness using a truth table or K-map. The equation is $Y = AC + ABC$.

$$Y = A'B' + AC$$

Using Boolean theorems, this equation can be simplified to $Y = A'B' + A$.

Truth Table or K-map:

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

The truth table or K-map confirms that $Y = A'B' + A$ is correct.

Question D, Part B

Simplify the following Boolean equation using Boolean theorems. Check for correctness using a truth table or K-map. The equation is $Y = AB + ABC + (A + C)$.

$$Y = A'B' + A'BC' + (A + C)'$$

$$= A'B' + A'BC' + A'C$$

$$= A'(B' + BC' + C)$$

$$= A'(B' + B + C)$$

$$= A'(1 + C)$$

$$= A'$$

Truth Table or K-Map:

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

The Boolean equation has been simplified to $Y = A'$ and the result is correct.

Question D, Part C

Simplify the following Boolean equation using Boolean theorems. Check for correctness using a truth table or K-map. The equation is $Y = ABCD + ABC + ABCD + ABD + ABCD + BCD + A$.

$$\text{Answer: } Y = A'B'C'D' + AB' + A'D + BC' + A'$$

Truth Table/K-Map:

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1

1	1	0	1		0
1	1	1	0		1
1	1	1	1		0

Question E

Write Boolean equations for the circuit shown in the figure. You need not minimize the equations.

A. $(A \quad B \quad) \quad (A \quad C \quad) \quad (B \quad C)$

B. $(A \quad B \quad C \quad) \quad (A \quad B \quad C \quad) \quad (A \quad B \quad C)$

Question F

Write Boolean equations for the circuit shown in the figure. You need not minimize the equations.

$$A = X + Y$$

$$B = XY$$

$$C = A + B$$

Question G

Find a minimal Boolean equation for the function shown in the figure. Remember to take advantage of the dont care entries.

$$F = ((AB)') + C) \cdot D' + (A' + B') \cdot D$$

Question H, Part A

Complete the design of the seven-segment decoder segments Sc through Se. Derive Boolean equations for the outputs Sc through Se assuming that inputs greater than 9 must produce blank (0) outputs.

$$Sc = A'B'C'D' + A'B'CD + A'BC'D' + A'BCD + AB'C'D' + AB'CD + ABC'D'$$

$$Se = A'B'C'D' + A'B'CD + A'BC'D' + A'BCD + AB'C'D + AB'CD + ABC'D$$

Boolean equations for the outputs Sc through Se:

$$Sc = A'B'C'D' + A'B'CD + A'BC'D' + A'BCD + AB'C'D' + AB'CD + ABC'D' + (A + B + C + D)'$$

$$Se = A'B'C'D' + A'B'CD + A'BC'D' + A'BCD + AB'C'D + AB'CD + ABC'D + (A + B + C + D)'$$

Question H, Part B

Complete the design of the seven-segment decoder segments Sc through Se. Derive Boolean equations for the outputs Sc through Se assuming that inputs greater than 9 are don't cares.

Segment Sc:

$$Sc = A + B' + C + D'$$

Segment Sh:

$$Sh = A' + B' + C + D$$

Segment Si:

$$Si = A + B' + C' + D$$

Segment Sj:
 $S_j = A' + B + C' + D$

Segment Sk:
 $S_k = A + B + C + D'$

Segment Sl:
 $S_l = A' + B + C + D$

Segment Sm:
 $S_m = A + B' + C' + D'$

Segment Sn:
 $S_n = A' + B' + C' + D'$

Segment So:
 $S_o = A + B + C' + D$

Segment Sp:
 $S_p = A' + B + C + D'$

Segment Sq:
 $S_q = A + B' + C + D$

Segment Sr:
 $S_r = A' + B + C' + D'$

Segment Ss:
 $S_s = A + B + C + D$

Segment St:
 $S_t = A + B + C' + D'$

Segment Su:
 $S_u = A + B' + C' + D$

Segment Sv:
 $S_v = A' + B' + C + D$

Segment Sw:
 $S_w = A + B + C + D'$

Segment Sx:
 $S_x = A' + B + C + D$

Segment Sy:
 $S_y = A + B' + C + D'$

Segment Sz:
 $S_z = A' + B + C' + D$

Segment Sa:
 $S_a = A + B + C' + D$

Segment Sb:
 $S_b = A' + B' + C + D'$

Segment Sc:

$$S_c = A + B' + C + D'$$

Segment Sd:

$$S_d = A' + B + C + D$$

Segment Se:

$$S_e = A + B + C + D$$

Question H, Part C

Sketch a reasonably simple gate-level implementation of Part B. Multiple outputs can share gates where appropriate.

![Gate-Level Implementation of Part B](img/gate_level_implementation_of_part_b.png)

Question I

A circuit has four inputs and two outputs. The inputs 3:0 represent a number from 0 to 15. Output P should be TRUE if the number is prime (0 and 1 are not prime, but 2, 3, 5, and so on, are prime). Output D should be TRUE if the number is divisible by 3. Give simplified Boolean equations for each output and sketch a circuit.

$$P: A_3'A_2'A_1'A_0 + A_3'A_2A_1'A_0 + A_3'A_2'A_1A_0 + A_3'A_2A_1A_0 + A_3A_2'A_0 + A_3A_2A_0$$

$$D: A_2A_1A_0$$

Circuit:

```

P
A3' A2' A1' A0
|\  |  |  |
| \ |  |  |
| \ |  |  |
| \ |  |  |
A3' A2  A1' A0
|\  |  |  |
| \ |  |  |
| \ |  |  |
| \ |  |  |
A3' A2' A1  A0
|\  |  |  |
| \ |  |  |
| \ |  |  |
| \ |  |  |
A3' A2  A1  A0
|\  |  |  |
| \ |  |  |
| \ |  |  |
| \ |  |  |
A3  A2' A0
|\  |  |
| \ |  |
| \ |  |
| \ |  |
A3  A2  A0
|\  |  |

```

```

| \ | |
| \ | |
| \ | |
P

```

D:

```

A3 A2 A1 A0
|\ | | |
| \ | | |
| \ | | |
| \ | | |
D

```

Question J

Write a minimized Boolean equation for the function performed by the circuit shown in the figure.

$$F = AB' + A'C$$

Question K

Write a minimized Boolean equation for the function performed by the circuit shown in the figure.

$$F(A,B,C) = AB + AB'C$$

Question L

For the 4-variable equation $ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD$, please: a) Write a Truth Table, b) Reduce it using a K-map minimization technique (please show your work by highlighting the reduction portions), and c) Draw the logical circuit for the reduced equation.

A) Truth Table

A	B	C	D	
	ABCD	+	ABCD	+ ABCD
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

B) K-Map Minimization Technique

C) Logical Circuit Diagram

Question M

Sketch a schematic for the two-input XOR function using only NAND gates. How few can you use?

You can use as few as three NAND gates.

Example:

```
NANDA--|  |---NANDC--|
      |  |          |
NANDB--|  |---NANDD--|
              Out--|
```

Execution Time

0:03:04.484192

OpenAI Parameters

Model: text-davinci-003, Max. Tokens: 1024, Temperature: 1, N: 1