RISC-V Reference Card V0.2

Base format: Inst rd, rs1, rs2 (rd: destination register, rs1, rs2 source registers).

Other formats: Inst rs1, rs2
Inst rs1, immediate

RV32I Base Integer Instructions

OR Immediate

andi AND Immediate

ori

Inst Name Description (C) add ADD rd = rs1 + rs2sub **SUB** rd = rs1 - rs2XOR $rd = rs1 ^rs2$ xor $rd = rs1 \mid rs2$ or OR and AND rd = rs1 & rs2s11 Shift Left Logical $rd = rs1 \ll rs2$ Shift Right Logical $rd = rs1 \gg rs2$ srl Shift Right Arith* $rd = rs1 \gg rs2$ sra Set Less Than slt rd = (rs1 < rs2)?1:0sltu Set Less Than (U) rd = (rs1 < rs2)?1:0ADD Immediate rd = rs1 + immaddi **XOR** Immediate $rd = rs1 ^ imm$ xori

Registers

Register	ABI Name	Description	Saver
x0	zero	Zero constant	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	-
x3	gp	Global pointer	_
x4	tp	Thread pointer	Callee
x5-x7	t0-t2	Temporaries	Caller
x8	s0 / fp	Saved / frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Fn args/return values	Caller
x12-x17	a2-a7	Fn args	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller

	rd = rs1 << imm[0:4]	
Shift Right Logical Imm	$rd = rs1 \gg imm[0:4]$	
Shift Right Arith Imm	rd = rs1 >> imm[0:4]	
Set Less Than Imm	rd = (rs1 < imm)?1:0	
Set Less Than Imm (U)	rd = (rs1 < imm)?1:0	
Load Byte	rd = M[rs1+imm][0:7]	
Load Half	rd = M[rs1+imm][0:15]	
Load Word	rd = M[rs1+imm][0:31]	
Load Byte (U)	rd = M[rs1+imm][0:7]	
Load Half (U)	rd = M[rs1+imm][0:15]	
Store Byte	M[rs1+imm][0:7] = rs2[0:7]	
Store Half	M[rs1+imm][0:15] = rs2[0:15]	
Store Word	M[rs1+imm][0:31] = rs2[0:31]	
Branch ==	if(rs1 == rs2) PC += imm	
Branch !=	if(rs1 != rs2) PC += imm	
Branch <	if(rs1 < rs2) PC += imm	
Branch ≤	if(rs1 >= rs2) PC += imm	
Branch < (U)	if(rs1 < rs2) PC += imm	
Branch \geq (U)	if(rs1 >= rs2) PC += imm	
Jump And Link	rd = PC+4; $PC += imm$	
Jump And Link Reg	rd = PC+4; $PC = rs1 + imm$	
Load Upper Imm	rd = imm << 12	
Add Upper Imm to PC	rd = PC + (imm << 12)	
Environment Call	Transfer control to OS	
Environment Break	Transfer control to debugger	
	Set Less Than Imm Set Less Than Imm (U) Load Byte Load Half Load Word Load Byte (U) Load Half (U) Store Byte Store Half Store Word Branch == Branch != Branch < (U) Branch \leq (U) Jump And Link Jump And Link Reg Load Upper Imm Add Upper Imm to PC Environment Call	

 $rd = rs1 \mid imm$

rd = rs1 & imm

RV32M Multiply Extension

Inst	Name	Description (C)
mul	MUL	rd = (rs1 * rs2)[31:0]
mulh	MUL High	rd = (rs1 * rs2)[63:32]
mulsu	MUL High (S) (U)	rd = (rs1 * rs2)[63:32]
mulu	MUL High (U)	rd = (rs1 * rs2)[63:32]
div	DIV	rd = rs1 / rs2
divu	DIV (U)	rd = rs1 / rs2
rem	Remainder	rd = rs1 % rs2
remu	Remainder (U)	rd = rs1 % rs2

RISC-V Reference Card V0.2

Pseudo Instructions

Pseudoinstruction	Base Instruction(s)	Meaning
la rd, symbol	<pre>auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]</pre>	Load address
l{b h w d} rd, symbol	<pre>auipc rd, symbol[31:12] l{b h w d} rd, symbol[11:0](rd)</pre>	Load global
s{b h w d} rd, symbol, rt	<pre>auipc rt, symbol[31:12] s{b h w d} rd, symbol[11:0](rt)</pre>	Store global
fl{w d} rd, symbol, rt	auipc rt, symbol[31:12] fl{w d} rd, symbol[11:0](rt)	Floating-point load global
fs{w d} rd, symbol, rt	auipc rt, symbol[31:12] fs{w d} rd, symbol[11:0](rt)	Floating-point store global
nop	addi x0, x0, 0	No operation
li rd, immediate	Myriad sequences	Load immediate
mv rd, rs	addi rd, rs, 0	Copy register
not rd, rs	xori rd, rs, -1	One's complement
neg rd, rs	sub rd, x0, rs	Two's complement
negw rd, rs	subw rd, x0, rs	Two's complement word
sext.w rd, rs	addiw rd, rs, 0	Sign extend word
seqz rd, rs	sltiu rd, rs, 1	Set if = zero
	• •	
snez rd, rs	sltu rd, x0, rs	Set if ≠ zero Set if < zero
sltz rd, rs	slt rd, rs, x0	Set if < zero
sgtz rd, rs	slt rd, x0, rs	
fmv.s rd, rs	fsgnj.s rd, rs, rs	Copy single-precision register
fabs.s rd, rs	fsgnjx.s rd, rs, rs	Single-precision absolute value
fneg.s rd, rs	fsgnjn.s rd, rs, rs	Single-precision negate
fmv.d rd, rs	fsgnj.d rd, rs, rs	Copy double-precision register
fabs.d rd, rs	fsgnjx.d rd, rs, rs	Double-precision absolute value
fneg.d rd, rs	fsgnjn.d rd, rs, rs	Double-precision negate
beqz rs, offset	beq rs, x0, offset	Branch if = zero
bnez rs, offset	bne rs, x0, offset	Branch if \neq zero
blez rs, offset	bge x0, rs, offset	Branch if \leq zero
bgez rs, offset	bge rs, x0, offset	Branch if \geq zero
bltz rs, offset	blt rs, x0, offset	Branch if $<$ zero
bgtz rs, offset	blt x0, rs, offset	Branch if > zero
bgt rs, rt, offset	blt rt, rs, offset	Branch if >
ble rs, rt, offset	bge rt, rs, offset	Branch if \leq
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if $>$, unsigned
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if \leq , unsigned
j offset	jal x0, offset	Jump
jal offset	jal x1, offset	Jump and link
jr rs	jalr x0, rs, 0	Jump register
jalr rs	jalr x1, rs, 0	Jump and link register
ret	jalr x0, x1, 0	Return from subroutine
call offset	<pre>auipc x1, offset[31:12] jalr x1, x1, offset[11:0]</pre>	Call far-away subroutine
tail offset	<pre>auipc x6, offset[31:12] jalr x0, x6, offset[11:0]</pre>	Tail call far-away subroutine
fence	fence iorw, iorw	Fence on all memory and I/O
-		·