



Validation of Abstract Side-channel Models for Computer Architectures

Andreas Lindner (KTH), Hamed Nemati (CISPA), Matthias Stockmayer (CISPA), Pablo Buiras (KTH), Roberto Guanciale (KTH) and Swen Jacobs (CISPA)

Programs may leak secrets via side channels



SCAM-V pipeline



State of the Art

- **Hardware complexity** makes it tricky to analyze **side-channel security**
- Abstract **models** of side-channels approximate them with system state **observations**
- They assume **soundness**:
Observational equivalence \Rightarrow Indistinguishability to attacker in real hw
- But models **not always sound**
e.g. Spectre attacks



Lifting and BIR (intermediate language)


B.eq l2
mul x1 x2 x3
l2: ldr x2 {x1} +8

\rightarrow

[l0: CJMP Z l2 l1]
[l1: X1= X2*X3; JMP l2]
[l2: OBS([tag(X1)]);
X2= LOAD(MEM, X1);
X1= X1+8;
HALT]

Example: observing **cache tag bits** of every load
Observation statement added to IR before LOAD

Relation synthesis and Test generation




$(Z \wedge Z' \Rightarrow \text{tag}(X1) = \text{tag}(X1'))$
 $\wedge (Z \wedge \neg Z' \Rightarrow \text{tag}(X1) = \text{tag}(X2'*X3'))$
 $\wedge (\neg Z \wedge Z' \Rightarrow \text{tag}(X2*X3) = \text{tag}(X1'))$
 $\wedge (\neg Z \wedge \neg Z' \Rightarrow \text{tag}(X2*X3) = \text{tag}(X2'*X3'))$
 $\wedge \text{address constraints } (\dots)$

SMT solver (Z3) finds satisfying assignment s1 and s2

Our proposal

Side
Channel
Abstract
Model
Validator

Use testing to validate the model against real hardware



Observation refinement (Search steering)

