

# LAB 2 : 32-bit ALU

109550135 范恩宇

## Part I. Detailed description of the implementation :

### 1. MUX2to1 & MUX4to1 :

Both multiplexers are implemented with the same logic , I get the corresponding "src n" by making "select" = n ( with n in binary ) , then assign "src n" to "result" .

MUX 2to1 :

```
1 module MUX2to1(  
2     input      src1,  
3     input      src2,  
4     input      select,  
5     output reg result  
6 );  
7 /* Write your code HERE */  
8 always @(*)begin  
9     case(select)  
10        1'b0: result <= src1;  
11        1'b1: result <= src2;  
12    endcase  
13 end  
14  
15 endmodule
```

MUX 4to1 :

```
1 module MUX4to1(  
2     input      src1,  
3     input      src2,  
4     input      src3,  
5     input      src4,  
6     input [2-1:0] select,  
7     output reg result  
8 );  
9 /* Write your code HERE */  
10 always @(*)begin  
11     case(select)  
12        2'b00: result <= src1;  
13        2'b01: result <= src2;  
14        2'b10: result <= src3;  
15        2'b11: result <= src4;  
16    endcase  
17 end  
18  
19 endmodule
```

## 2. 1-bit ALU :

Just as the original graph described , generate two outputs

"a\_res" and "b\_res" for two 2x1-multiplexers and use "Ainvert" and

"Binvert" as "select" of each . Second , assign "x1~4" as AND

gate ,OR gate , full adder ( also implemented in the file to generate a

"tmp\_cout" , similar to the one in TA' s "verilog introduction.pdf" ) ,

and "less" , then connect them to one 4x1-multiplexer and generate a

"tmp\_res" . Finally , assign "tmp\_res" to "result" ( "tmp\_cout" to

"cout" , too ), and get the final result .

```
1  `timescale 1ns/1ps
2
3  module full_adder(
4      input  A,
5      input  B,
6      input  ccin,
7      output reg sums,
8      output reg ccout
9  );
10
11      wire w1,w2,w3;
12      assign w1 = A ^ B;
13      assign w2 = w1 & ccin;
14      assign w3 = A & B;
15
16      always@( * ) begin
17          sums = w1 ^ ccin;
18          ccout = w2 | w3;
19      end
20
21  endmodule
22
23
24  module alu_1bit(
25      input          src1,          //1 bit source 1 (input)
26      input          src2,          //1 bit source 2 (input)
27      input          less,          //1 bit less (input)
28      input          Ainvert,       //1 bit A_invert (input)
29      input          Binvert,       //1 bit B_invert (input)
30      input          cin,           //1 bit carry in (input)
31      input [2:1:0] operation,      //2 bit operation (input)
32      output reg     result,        //1 bit result (output)
33      output reg     cout,          //1 bit carry out (output)
34  );
35
36      /* Write your code HERE */
37
38      wire a_res,b_res,tmp_res,tmp_cout;
39      //wire s1,s2,s3,s4,s5;
40      MUX2to1 m2_A(.src1(src1), .src2(~src1), .select(Ainvert), .result(a_res));
41      MUX2to1 m2_B(.src1(src2), .src2(~src2), .select(Binvert), .result(b_res));
42
43      assign x1 = a_res & b_res;//and
44      assign x2 = a_res | b_res;//or
45      buf(x4, less);
46
47      full_adder ad(.A(x1), .B(x2), .ccin(cin), .sums(x3), .ccout(tmp_cout));
48      MUX4to1 m4(.src1(x1), .src2(x2), .src3(x3), .src4(x4), .select(operation), .result(tmp_res));
49
50      always@( * ) begin
51          result <= tmp_res;
52          cout <= tmp_cout;
53      end
```

### 3. 32-bit ALU :

Basically just like 1-bit ALU , but connected by 32 of it . In addition , the one in the bottom deals with overflow problem . I assign its operation to be "2'b10" and make its outputs to be "set" and "tmp\_ct" . Then create an initial "zero\_fg" with "or" function and 32 bits of results , and deal with 3 cases .

First , if the function is "addition" or "subtract" , "zero" will be " $\sim$ zero\_fg" , "cout" will be "cout of alu\_1bit a32" , and "overflow" will be "XOR" of "cout" of "alu\_1bit a31&a32" .

Second , if the function is "set less than" , "result" and "zero" will be  $1 \& 0(0 \& 1)$  , if "set" equals to  $1(0)$  . Besides , "overflow" & "cout" will both be 0 .

Finally , if it is none of the above , then all 4 output will all be 0 .

```
1 `timescale 1ns/1ps
2
3 module alu(
4     input          rst_n,          // negative reset          (input)
5     input          [32-1:0] src1,  // 32 bits source 1      (input)
6     input          [32-1:0] src2,  // 32 bits source 2      (input)
7     input          [4-1:0] ALU_control, // 4 bits ALU control input (input)
8     output reg     [32-1:0] result, // 32 bits result        (output)
9     output reg     zero,           // 1 bit when the output is 0, zero must be set (output)
10    output reg     cout,           // 1 bit carry out       (output)
11    output reg     overflow        // 1 bit overflow        (output)
12 );
13
14 wire [31:0] c;
15 wire [31:0] tmp_res;
16 wire zero_fg, set, tmp_ct;
17
18 alu_lbit a1(.src1(src1[0]), .src2(src2[0]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(ALU_control[2]),
19 .operation(ALU_control[1:0]), .result(tmp_res[0]), .cout(c[0]));
20
21 alu_lbit a2(.src1(src1[1]), .src2(src2[1]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[0]),
22 .operation(ALU_control[1:0]), .result(tmp_res[1]), .cout(c[1]));
23
24 alu_lbit a3(.src1(src1[2]), .src2(src2[2]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[1]),
25 .operation(ALU_control[1:0]), .result(tmp_res[2]), .cout(c[2]));
26
27 alu_lbit a4(.src1(src1[3]), .src2(src2[3]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[2]),
28 .operation(ALU_control[1:0]), .result(tmp_res[3]), .cout(c[3]));
29
30 alu_lbit a5(.src1(src1[4]), .src2(src2[4]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[3]),
31 .operation(ALU_control[1:0]), .result(tmp_res[4]), .cout(c[4]));
32
33 alu_lbit a6(.src1(src1[5]), .src2(src2[5]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[4]),
34 .operation(ALU_control[1:0]), .result(tmp_res[5]), .cout(c[5]));
35
36 alu_lbit a7(.src1(src1[6]), .src2(src2[6]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[5]),
37 .operation(ALU_control[1:0]), .result(tmp_res[6]), .cout(c[6]));
```

```

39 alu_lbit a8(.src1(src1[7]), .src2(src2[7]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[6]),
40 .operation(ALU_control[1:0]), .result(tmp_res[7]), .cout(c[7]));
41
42 alu_lbit a9(.src1(src1[8]), .src2(src2[8]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[7]),
43 .operation(ALU_control[1:0]), .result(tmp_res[8]), .cout(c[8]));
44
45 alu_lbit a10(.src1(src1[9]), .src2(src2[9]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[8]),
46 .operation(ALU_control[1:0]), .result(tmp_res[9]), .cout(c[9]));
47
48 alu_lbit a11(.src1(src1[10]), .src2(src2[10]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[9]),
49 .operation(ALU_control[1:0]), .result(tmp_res[10]), .cout(c[10]));
50
51 alu_lbit a12(.src1(src1[11]), .src2(src2[11]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[10]),
52 .operation(ALU_control[1:0]), .result(tmp_res[11]), .cout(c[11]));
53
54 alu_lbit a13(.src1(src1[12]), .src2(src2[12]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[11]),
55 .operation(ALU_control[1:0]), .result(tmp_res[12]), .cout(c[12]));
56
57 alu_lbit a14(.src1(src1[13]), .src2(src2[13]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[12]),
58 .operation(ALU_control[1:0]), .result(tmp_res[13]), .cout(c[13]));
59
60 alu_lbit a15(.src1(src1[14]), .src2(src2[14]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[13]),
61 .operation(ALU_control[1:0]), .result(tmp_res[14]), .cout(c[14]));
62
63 alu_lbit a16(.src1(src1[15]), .src2(src2[15]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[14]),
64 .operation(ALU_control[1:0]), .result(tmp_res[15]), .cout(c[15]));
65
66 alu_lbit a17(.src1(src1[16]), .src2(src2[16]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[15]),
67 .operation(ALU_control[1:0]), .result(tmp_res[16]), .cout(c[16]));
68
69 alu_lbit a18(.src1(src1[17]), .src2(src2[17]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[16]),
70 .operation(ALU_control[1:0]), .result(tmp_res[17]), .cout(c[17]));
71
72 alu_lbit a19(.src1(src1[18]), .src2(src2[18]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[17]),
73 .operation(ALU_control[1:0]), .result(tmp_res[18]), .cout(c[18]));
74

```

```

75 alu_lbit a20(.src1(src1[19]), .src2(src2[19]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[18]),
76 .operation(ALU_control[1:0]), .result(tmp_res[19]), .cout(c[19]));
77
78 alu_lbit a21(.src1(src1[20]), .src2(src2[20]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[19]),
79 .operation(ALU_control[1:0]), .result(tmp_res[20]), .cout(c[20]));
80
81 alu_lbit a22(.src1(src1[21]), .src2(src2[21]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[20]),
82 .operation(ALU_control[1:0]), .result(tmp_res[21]), .cout(c[21]));
83
84 alu_lbit a23(.src1(src1[22]), .src2(src2[22]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[21]),
85 .operation(ALU_control[1:0]), .result(tmp_res[22]), .cout(c[22]));
86
87 alu_lbit a24(.src1(src1[23]), .src2(src2[23]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[22]),
88 .operation(ALU_control[1:0]), .result(tmp_res[23]), .cout(c[23]));
89
90 alu_lbit a25(.src1(src1[24]), .src2(src2[24]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[23]),
91 .operation(ALU_control[1:0]), .result(tmp_res[24]), .cout(c[24]));
92
93 alu_lbit a26(.src1(src1[25]), .src2(src2[25]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[24]),
94 .operation(ALU_control[1:0]), .result(tmp_res[25]), .cout(c[25]));
95
96 alu_lbit a27(.src1(src1[26]), .src2(src2[26]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[25]),
97 .operation(ALU_control[1:0]), .result(tmp_res[26]), .cout(c[26]));
98
99 alu_lbit a28(.src1(src1[27]), .src2(src2[27]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[26]),
100 .operation(ALU_control[1:0]), .result(tmp_res[27]), .cout(c[27]));
101
102 alu_lbit a29(.src1(src1[28]), .src2(src2[28]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[27]),
103 .operation(ALU_control[1:0]), .result(tmp_res[28]), .cout(c[28]));
104
105 alu_lbit a30(.src1(src1[29]), .src2(src2[29]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[28]),
106 .operation(ALU_control[1:0]), .result(tmp_res[29]), .cout(c[29]));
107
108 alu_lbit a31(.src1(src1[30]), .src2(src2[30]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[29]),
109 .operation(ALU_control[1:0]), .result(tmp_res[30]), .cout(c[30]));
110

```

```

111 alu_lbit a32(.src1(src1[31]), .src2(src2[31]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[30]),
112 .operation(ALU_control[1:0]), .result(tmp_res[31]), .cout(c[31]));
113
114
115
116 alu_lbit fin(.src1(src1[31]), .src2(src2[31]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[30]),
117 .operation(2'b10), .result(set), .cout(tmp_ct));
118
119 or (zero_fg,result[0],result[1],result[2],result[3],result[4],result[5],result[7],result[6],result[8],
120 result[9],result[10],result[11],result[12],result[13],result[14],result[15],result[16],result[17],
121 result[18],result[19],result[20],result[21],result[22],result[23],result[24],result[25],result[26],
122 result[27],result[28],result[29],result[30],result[31]);
123

```

```

124 always@(*)begin
125     if(rst_n)begin
126         if(ALU_control[3:0]==4'b0010 || ALU_control[3:0]==4'b0110) begin
127             result <= tmp_res;
128             zero <= ~zero_fg;
129             cout <= c[31];
130             overflow <= c[30]^c[31];
131         end
132     else if(ALU_control[3:0] == 4'b0111)begin
133         if(set == 1'b1)begin
134             result = 32'b00000000000000000000000000000001;
135             zero = 1'b0;
136         end
137         else begin
138             result = 32'b00000000000000000000000000000000;
139             zero = 1'b1;
140         end
141         cout = 1'b0;
142         overflow = 1'b0;
143     end
144
145     else begin
146         result <= tmp_res;
147         zero <= ~zero_fg;
148         cout <= 1'b0;
149         overflow <= 1'b0;
150     end
151 end
152 else begin
153     result <= 32'b00000000000000000000000000000000;
154     zero <= 1'b0;
155     cout <= 1'b0;
156     overflow <= 1'b0;
157 end
158 end
159 endmodule

```

## Part II. Implementation results :

### 1. 1-bit ALU :

```

D:\學業\計算機組織\Lab02> iverilog -o 1bit alu_1bit_tb.v alu_1bit.v MUX*
D:\學業\計算機組織\Lab02>vvp 1bit
VCD info: dumpfile alu_1bit.vcd opened for output.
sum 1
carry 1
=====
sum 1
carry 1
=====
sum 0
carry 1
=====

```

## 2. 32-bit ALU :

```
D:\學業\計算機組織\Lab02> iverilog -o lab2 alu.v alu_1bit.v testbench.v MUX*
D:\學業\計算機組織\Lab02>vvp lab2
VCD info: dumpfile alu.vcd opened for output.
*****
*                PATTERN RESULT TABLE                *
*****
* PATTERN *                Result                * ZCV *
*****
*      Congratulation! All data are correct!      *
*****
Correct Count: 30
testbench.v:95: $finish called at 415000 (1ps)
```

## Part III. Problems encountered and solutions :

First problem I encountered is just like some other students , I had not used Verilog before . So it did take me for a while to get familiar with this language . The unfamiliarity make me forget to add certain wires frequently at first . However after I knew verilog more , I found out that it is literally using the language to represent the original diagram , which is easier than my expectation .

Second one is for 32-bit ALU . In the beginning , I had a hardtime dealing with the last 1-bit ALU , having no idea how to implement it in a different way as the slide says . However , after observing the original diagram , I found out that I only have to assign its operation as "2'b10" and two outputs as "set" and "tmp\_ct" , which is quite intuitive .