LAB 2:32-bit ALU

109550135 范恩宇

Part I. Detailed description of the implementation:

1. MUX2to1 & MUX4to1:

Both multiplexers are implemented with the same logic, I get the corresponding "src n" by making "select" = n (with n in binary), then assign "src n" to "result".

MUX 2to1:

```
module MUX2to1(
          input
                     src1.
          input
                     src2,
 4
          input
                     select,
5
          output reg result
          );
      /* Write your code HERE */
    always @(*)begin
          case (select)
10
              1'b0: result <= src1;
              1'bl: result <= src2;</pre>
11
          endcase
13
     end
14
      endmodule
```

MUX 4to1:

```
module MUX4to1(
          input
                            src1,
          input
                            src2,
          input
                            src3,
5
          input
                           src4,
6
                 [2-1:0] select,
          input
          output reg
          );
      /* Write your code HERE */
   always @(*)begin
case(select)
              2'b00: result <= src1;</pre>
              2'b01: result <= src2;</pre>
              2'b10: result <= src3;
              2'b11: result <= src4;
          endcase
16
17
      endmodule
```

2. 1-bit ALU:

Just as the original graph described, generate two outputs

"a_res" and "b_res" for two 2x1-multiplexers and use "Ainvert" and

"Binvert" as "select" of each. Second, assign "x1~4" as AND

gate, OR gate, full adder (also implemented in the file to generate a

"tmp_cout", similar to the one in TA's "verilog introduction.pdf"),

and "less", then connect them to one 4x1-multiplexer and generate a

"tmp_res". Finally, assign "tmp_res" to "result" ("tmp_cout" to

"cout", too), and get the final result.

```
timescale lns/lp
module full adder (
       input
      input B, input cc
      output reg sums,
output reg ccout
      wire w1,w2,w3;
      assign w1 = A ^ B;
assign w2 = w1 & ccin;
           sums = wl ^ ccin;
           ccout = w2 | w3;
  endmodule
module alu_lbit(
       input
                            srcl,
                                         //1 bit source 1
       input
                            less,
                                         //l bit less
                                                             (input)
       input
                           Binvert,
                                         //l bit B invert
                                                             (input)
                                         //l bit carry in
      input
                   [2-1:0] operation, //2 bit operation (input)
                            result,
                                         //1 bit carry out (output)
      output reg
                            cout
  /* Write your code HERE */
       //wire sl,s2,s3,s4,s5;
       MUX2tol m2_A(.srcl(srcl) , .src2(~srcl) , .select(Ainvert) , .result(a_res));
      MUX2tol m2_B(.srcl(src2) , .src2(~src2) , .select(Binvert) , .result(b_res));
      assign xl = a res & b res;//and
       assign x2 = a_res | b_res;//or
      buf (x4, less);
       full adder ad(.A(x1), .B(x2), .ccin(cin), .sums(x3), .ccout(tmp cout));
       MUX4tol m4(.srcl(xl), .src2(x2), .src3(x3), .src4(x4), .select(operation), .result(tmp_res));
       always@( * ) begin
  result <= tmp_res;</pre>
           cout <= tmp_cout;</pre>
```

3. 32-bit ALU:

Basically just like 1-bit ALU, but connected by 32 of it. In addition, the one in the bottom deals with overflow problem. I assign its operation to be "2'b10" and make its outputs to be "set" and "tmp_ct". Then create an initial "zero_fg" with "or" function and 32 bits of results, and deal with 3 cases.

First, if the function is "addition" or "subtract", "zero" will be "~zero_fg", "cout" will be "cout of alu_1bit a32", and "overflow" will be "XOR" of "cout" of "alu_1bit a31&a32".

Second, if the function is "set less than", "result" and "zero" will be 1&0(0&1), if "set" equals to 1(0). Besides, "overflow" & "cout" will both be 0.

Finally, if it is none of the above, then all 4 output will all be 0.

```
Balu_lbit a8(.srcl(srcl[7]), .src2(src2[7]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[6]),
.operation(ALU_control[1:0]), .result(tmp_res[7]), .cout(c[7]));

Balu_lbit a9(.srcl(srcl[8]), .src2(src2[8]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[7]),
.operation(ALU_control[1:0]), .result(tmp_res[8]), .cout(c[8]));

Balu_lbit a10(.srcl(srcl[9]), .src2(src2[9]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[8]),
.operation(ALU_control[1:0]), .result(tmp_res[9]), .cout(c[9]));

Balu_lbit a11(.srcl(srcl[9]), .src2(src2[1]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[9]),
.operation(ALU_control[1:0]), .result(tmp_res[1]), .cout(c[1]));

Balu_lbit a12(.srcl(srcl[1]), .src2(src2[1]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[1]),
.operation(ALU_control[1:0]), .result(tmp_res[1]), .cout(c[1]));

Balu_lbit a13(.srcl(srcl[1]), .src2(src2[1]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[1]),
.operation(ALU_control[1:0]), .result(tmp_res[1]), .cout(c[13]));

Balu_lbit a15(.srcl(srcl[1]), .src2(src2[1]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[1]),
.operation(ALU_control[1:0]), .result(tmp_res[1]), .cout(c[13]));

Balu_lbit a15(.srcl(srcl[1]), .src2(src2[1]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[1]),
.operation(ALU_control[1:0]), .result(tmp_res[1]), .cout(c[1]));

Balu_lbit a16(.srcl(srcl[1]), .src2(src2[1]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[1]),
.operation(ALU_control[1:0]), .result(tmp_res[1]), .cout(c[1]));

Balu_lbit a18(.srcl(srcl[1]), .src2(src2[1]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[1]),
.operation(ALU_control[1:0]), .result(tmp_res[1]), .cout(c[1]));

Balu_lbit a19(.srcl(srcl[1]), .src2(src2[1]), .less(1'b0), .Ainvert(ALU_control[3]), .Binvert(ALU_control[2]), .cin(c[1]),
.operation(ALU_control[1:0])
```

```
| The control of the
```

```
| Table | Tabl
```

```
always@(*)begin
        if (rst n) begin
           if(ALU_control[3:0]==4'b0010 || ALU_control[3:0]==4'b0110) begin
              result <= tmp_res;
              zero <= ~zero_fg;
              cout <= c[31];
              overflow \leq c[30]^c[31];
           else if(ALU_control[3:0] == 4'b0111)begin
              zero = 1'b0;
              end
              else begin
                 zero = 1'b1;
140
141
              cout = 1'b0;
142
              overflow = 1'b0;
143
144
           else begin
              result <= tmp_res;
              zero <= ~zero_fg;
              cout <= 1'b0;
149
              overflow <= 1'b0;
        end
        else begin
           zero <= 1'b0;
           cout <= 1'b0;
           overflow <= 1'b0;</pre>
        end
     end
        odule
```

Part II. Implementation results:

1. 1-bit ALU:

```
D:\學業\計算機組織\Lab02> iverilog -o 1bit alu_1bit_tb.v alu_1bit.v MUX*

D:\學業\計算機組織\Lab02>vvp 1bit

VCD info: dumpfile alu_1bit.vcd opened for output.

sum 1
carry 1
==========

sum 1
carry 1
============

sum 0
carry 1
============
```

2. 32-bit ALU:

Part III. Problems encountered and solutions:

First problem I encountered is just like some other students, I had not used Verilog before. So it did take me for a while to get familiar with this language. The unfamiliarity make me forget to add certain wires frequently at first. However after I knew verilog more, I found out that it is literally using the language to represent the original diagram, which is easier than my expectation.

Second one is for 32-bit ALU . In the beginning , I had a hardtime dealing with the last 1-bit ALU , having no idea how to implement it in a different way as the slide says . However , after observing the original diagram , I found out that I only have to assign its operation as "2'b10" and two outputs as "set" and "tmp_ct" , which is quite intuitive .