LAB 4 : Single-Cycle CPU

Group 17 109550135 范恩宇 109550156 曾偉杰

Part I. Detailed description of the implementation:

1. Decoder.v:

First assign each outputs with a temporary signal , then deal with the cases through different "instr_i" . Then for different operations we asked to do in this lab , we set the required signals as true , and make it output corresponding ALUOp .

```
timescale lns/lps

module Decoder(
    input [7-1:0] instr_i,
    output RegWrite,
    output Branch,
    output WriteBackl,
    output WriteBackl,
    output MemBrite,
    output MemBrite,
    output ALUSrcA,
    output ALUSrcA,
    output ALUSrcB,
    output ALUSrcB,
    output [2-1:0] ALUOp

/* Write your code HERE */
    reg alusrc_A, alusrc_B, branch, regwrite, jump, write_backl, mem_read, mem_write;
    reg [1:0] aluop;
    assign RegWrite = regwrite;
    assign Branch = branch;
    assign WriteBackl = write_backl;
    assign WriteBackl = write_backl;
    assign MemRead = mem_read;
    assign ALUSrcB = alusrc_B;
    assign ALUSrcB = alusrc_B;
    assign ALUSrcB = alusrc_B;
    assign ALUOp = aluop;
```

```
always@ (*) begin
32
           case(instr i)
33
                7'b0110011: begin
                                      //R-type
34
                    regwrite <= 1;
35
                   branch <= 0;
36
                   jump <= 0;
37
                    write back1 <= 0;
38
                    write back0 <= 0;
39
                   mem_read <= 0;</pre>
40
                   mem write <= 0;
41
                    alusrc A <= 0;
42
                    alusrc B \leftarrow= 0;
43
                    aluop <= 2'b10;
44
               end
45
                7'b0010011: begin
                                      //addi
46
                    regwrite <= 1;
47
                    branch <= 0;
                    jump \ll 0;
48
49
                    write back1 <= 0;
50
                    write back0 <= 0;
51
                    mem read <= 0;
52
                    mem write <= 0;
53
                    alusrc A <= 0;
54
                    alusrc B <= 1;
55
                    aluop <= 2'b00;
56
               end
```

```
7'b0000011: begin
58
                    regwrite <= 1;</pre>
59
                    branch <= 0;
                    jump <= 0;
60
61
                    write back1 <= 0;
62
                    write_back0 <= 1;
63
                    mem read <= 1;
64
                    mem write <= 0;
65
                    alusrc A \leftarrow 0;
66
                    alusrc_B <= 1;
67
                    aluop <= 2'b00;
68
                end
                7'b0100011: begin
69
                                       //sw
70
                    regwrite <= 0;
71
                    branch <= 0;
72
                    jump \leftarrow 0;
73
                    write back1 <= 0;
74
                    write back0 <= 0;
75
                    mem read <= 0;
76
                    mem_write <= 1;</pre>
77
                    alusrc_A <= 0;
78
                    alusrc_B <= 1;
79
                    aluop <= 2'b00;
                end
```

```
81
                 7'b1100011: begin
                                        //branch
82
                     regwrite <= 0;
83
                     branch <= 1;</pre>
84
                     jump \ll 0;
85
                     write back1 <= 0;
86
                     write_back0 <= 0;</pre>
87
                     mem read <= 0;
                     mem write <= 0;
89
                     alusrc A <= 0;
90
                     alusrc B <= 0;
91
                     aluop <= 2'b01;
92
                end
93
                 7'b1101111: begin
94
                     regwrite <= 1;</pre>
95
                     branch <= 0;
96
                     jump <= 1;
97
                     write back1 <= 1;
98
                     write_back0 <= 0;
99
                     mem read \leftarrow 0;
                     mem write <= 0;
101
                     alusrc A \leftarrow 0;
                     alusrc B <= 0;
103
                     aluop <= 2'b00;
04
                end
```

```
105
                 7'b1100111: begin
                                        //jalr
106
                     regwrite <= 1;</pre>
107
                     branch <= 0;
108
                     jump <= 1;
109
                     write back1 <= 1;
                     write back0 <= 0;
110
111
                     mem_read <= 0;</pre>
112
                     mem_write <= 0;</pre>
113
                     alusrc A <= 1;
                     alusrc_B <= 0;
114
115
                     aluop <= 2'b00;
116
                 end
117
                 default: begin
118
                     regwrite <= 0;
119
                     branch <= 0;
120
                     jump <= 0;
121
                     write back1 <= 0;
122
                     write back0 <= 0;</pre>
123
                     mem read \leftarrow 0;
124
                     mem write <= 0;
125
                     alusrc A <= 0;
126
                     alusrc B \leftarrow 0;
127
                     aluop <= 2'b00;
128
                 end
129
            endcase
130
      end
131
       endmodule
```

2. Imm Gen.v:

We choose different case of options through the "opcode". Then in each case section, we set "Imm_Gen_o[i]" as 1 or 0 in the range that shown on the slide. Since this is a file for sign-extension, the former actually means that we make it do sign-extension by Identifying the sign bit of "Imm Gen o". And if sign bit is 1, we fill 1 into the remaining bits, otherwise we fill 0.

As for the range we didn't do the former operation , we set it with different parts of "instr_i[x:y]" , based on the type of the command and its corresponding structure that is shown on the slide .

```
timescale lns/lps
3
4
    module Imm Gen (
         input [31:0] instr i,
6
         output reg[31:0] Imm Gen o
7
    -);
8
     //Internal Signals
10
     wire [7-1:0] opcode;
              [2:0] func3;
     wire
12
     wire
              [3-1:0] Instr field;
13
14
     assign opcode = instr i[6:0];
15
     assign func3 = instr i[14:12];
16
17
     integer i;
```

```
always@(*) begin
            case (opcode)
                7'b0010011: begin
                                                            //addi
23
                     for (i = 11; i < 32; i++) begin
24
                          if (instr_i[31] == 1) begin
25
                              Imm_Gen_o[i] <= 1;</pre>
26
                          end else begin
                              Imm_Gen_o[i] \leftarrow 0;
                          end
29
                     end
                     Imm_Gen_o[11:0] <= instr_i[31:20];</pre>
31
32
                7'b0000011: begin
33
                     for (i = 11; i < 32; i++) begin
34
                          if (instr_i[31] == 1) begin
                              Imm Gen o[i] \leftarrow 1;
                          end else begin
36
37
                              Imm Gen o[i] \leq 0;
                          end
39
                     end
40
                     Imm_Gen_o[11:0] <= instr_i[31:20];</pre>
41
                end
42
                7'b0100011: begin
                     for (i = 12; i < 32; i++) begin
  if (instr_i[31] == 1) begin</pre>
43
44
45
                              Imm Gen o[i] \leftarrow 1;
46
                          end else begin
47
                              Imm_Gen_o[i] \leftarrow 0;
48
49
                     end
                     Imm Gen o[11:5] \le instr i[31:25];
51
                     Imm_Gen_o[4:0] <= instr_i[11:7];</pre>
```

3. alu.v:

We construct the complete ALU with 32 1-bit ALUs . For each 1-bit ALU , we add one full adder , two 2x1 multiplexers and one 4x1 multiplexer just like we did in lab2 . Then the result and carry out will be outputs of the 4x1 multiplexer and full adder respectively .

For the connected 1-bit alus , first let "A31" and "B31" be "ALU_control[3]" and "ALU_control[2]" determined by "src1[31]" and "src2[31]" respectively . As for the first 1-bit alu , set "less" = A31 ^ B31 ^ carry_out[30] , "cin" = ALU_control[2] . Then connect the 1-bit alus with the carryout of their former 1-bit alu as cin , and make the result of each 1-bit alu as the corresponding part of full result .

Finally for the running process, result will be the ones produced by the alus, but setting xor, sll, sra with self-defined operation. In the end, "zero" will be 1 once "result" equals to 1.

```
always@ (*) begin
          case(ALU_control)
              4'b0011: result <= src1 ^ src2;
                                                    //xor
              4'b0100: result <= src1 << src2;
                                                    //sll
              4'b0101: result <= src1 >>> src2;
              default: result <= res;</pre>
          endcase
34
          if (result == 0) begin
              zero <= 1;
          end else begin
              zero <= 0;
          end
     end
     endmodule
    module alu_lbit(
          input
                               src1,
                                            //1 bit source 1
                                                               (input)
                                            //1 bit source 2
          input
                               src2,
                                                               (input)
                                            //1 bit less
          input
                               less,
48
                               Ainvert,
                                            //1 bit A_invert
          input
          input
                               Binvert,
                                            //1 bit B_invert
                                                               (input)
          input
                               cin,
                                            //1 bit carry in
                                                               (input)
          input
                       [2-1:0] operation,
                                            //2 bit operation
                                                               (input)
          output reg
                               result,
                                            //1 bit result
                                                               (output)
          output reg
                               cout
                                            //1 bit carry out
                                                               (output)
          ):
```

```
wire A, B, res;
57
58
    59
         .src1(src1),
60
         .src2(~src1),
         .select(Ainvert),
61
62
         .result(A)
    L);
63
   MUX2tol B_invert(
64
         .src1(src2),
65
66
         .src2(~src2),
67
         .select(Binvert),
68
         .result(B)
   L);
69
   MUX4tol op(
70
71
         .src1 (A & B),
72
         .src2(A | B),
73
         .src3(A ^ B ^ cin),
74
         .src4(less),
75
         .select (operation),
76
         .result(res)
77
78

—always@(*) begin

79
         result <= res;
         cout <= (A & B) | (A & cin) | (B & cin);
80
81
     end
82
     endmodule
```

```
84
     module MUX4to1(
 85
           input
                            src1,
 86
           input
                            src2,
 87
           input
                            src3,
           input
                            src4,
 89
           input [2-1:0] select,
 90
           output reg
                            result
 91
           );
 92
 93
           always @(*) begin
 94
               case(select[1:0])
 95
                    2'b00: result = src1;
 96
                    2'b01: result = src2;
 97
                    2'b10: result = src3;
                    2'b11: result = src4;
 98
99
               endcase
100
           end
101
       endmodule
102
103
     module MUX2to1(
104
           input
                       src1,
105
           input
                       src2,
106
           input
                       select,
107
           output reg result
108
           );
109
           always @(*) begin
110
               if (select) begin
111
                    result <= src2;
112
               end else begin
113
                    result <= src1;
114
               end
115
           end
116
       endmodule
```

4. ALU Ctrl.v:

In case of making the output "ALU_Ctrl_o" be covered by undesired data, we first declare a register "ctl" and assign it to the original output "ALU_Ctrl_o".

Then the main part is using ALUOP signal and function 3 to choose different operations, according to the lecture slides . 2'b00 is for S-type and addi , 2'b01 is for B-type , and 2'b10 is for R-type , then use function 3 to decide different operations in R-type . In part of R-type , although the slide doesn't ask us to implement operations such like subtraction, and, or ... directly , they're still required for some commands , thus we also implement then . For subtraction of R-type , since (I30+fun3)[3] equals to alu_control[2] and (I30 + fun3 = fun7) , we use "ALU Ctrl o[2] = (instr[3]==1? 1:0) to distinguish it from addition .

```
timescale 1ns/1ps
      /*instr[30,14:12]*/
    module ALU Ctrl (
                       [4-1:0] instr,
5
          input
6
          input
                       [2-1:0] ALUOp,
          output
                       [4-1:0] ALU_Ctrl_o
8
     L) :
9
      wire [2:0] func3;
     assign func3 = instr[2:0];
     /* Write your code HERE */
      reg [4-1:0] ctl;
      assign ALU_Ctrl_o = ctl;
14
   always @(*) begin
if(ALUOp == 2
         if(ALUOp == 2'b00) begin
16
                                                //lw,sw,addi
              ctl <= 4'b0010;
17
18
          end else if(ALUOp == 2'b01) begin
19
             ctl <= 4'b0110;
          end else if(ALUOp == 2'b10) begin
                                                //R-type
              case (func3)
                   3'b000:begin
                                                //add
                       ctl <= 4'b0010;
24
                       ctl[2] \leftarrow (instr[3] == 1 ? 1 : 0);//sub
                   end
26
                   3'b111: begin
                                                //and
                       ctl <= 4'b0000;
                   end
29
                   3'b110: begin
                                                 //or
                       ctl <= 4'b0001;
                   end
                   3'b010: begin
                                                //slt
                      ctl <= 4'b0111;
34
                   default: begin
36
                       ctl <= 4'b0000;
              endcase
39
40
41
      endmodule
```

5. Simple Single CPU.v:

Basically consists of all the other modules whose corresponding unit exist in the structure of CPU. Connect each modules with each other through the required datapaths and assign them with specific signals to make the whole cpu run correctly.

```
timescale 1ns/1ps
     module Simple Single CPU(
          input clk_i,
 4
          input rst_i
 5
     └);
 6
 7
    -//Internal Signales
 8
     //Control Signales
 9
     wire ReqWrite;
10
     wire Branch;
11
     wire Jump;
12
     wire WriteBack1;
     wire WriteBack0;
     wire MemRead;
14
15
     wire MemWrite;
     wire ALUSrcA;
16
17
     wire ALUSrcB;
18
     wire [2-1:0] ALUOp;
     wire PCSrc;
19
20
      //ALU Flag
21
     wire Zero;
22
     //Datapath
23
24
      wire [32-1:0] pc_i;
25
     wire [32-1:0] pc_o;
26
     wire [32-1:0] instr;
27
     wire [32-1:0] RegWriteData;
28
     wire [32-1:0] Imm Gen o;
29
      wire [32-1:0] Imm 4 = 4;
30
      wire [4-1:0] ALUControlOut;
31
     wire [4-1:0] ALUControlIn;
     wire [32-1:0] ALUresult;
32
33
     wire [32-1:0] RSdata_o;
34
     wire [32-1:0] RTdata_o;
35
     wire [32-1:0] ALUsrc2;
36
     wire [32-1:0] PCsrc1;
37
     wire [32-1:0] PCsrc2;
38
     wire [32-1:0] PCRegsrc1;
39
      wire [32-1:0] MemData_o;
      wire [32-1:0] WriteBacksrc2;
40
41
      assign ALUControlIn[3] = instr[30];
42
      assign ALUControlIn[2:0] = instr[14:12];
43
      assign PCSrc = (Branch & Zero) | Jump;
```

```
ProgramCounter PC(
45
46
           .clk i(clk i),
           .rst i(rst_i),
47
           .pc_i(pc_i),
48
           .pc o (pc o)
49
50
      -);
51
     Adder Adder PCPlus4(
52
           .srcl i(pc o),
53
54
           .src2 i(Imm 4),
55
           .sum o(PCsrc1)
56
      -);
57
58
      Instr Memory IM(
           .addr_i(pc_o),
59
           .instr o(instr)
60
61
      -);
```

```
Reg File RF(
64
           .clk_i(clk_i),
           .rst_i(rst_i),
65
           .RSaddr i(instr[19:15]),
66
           .RTaddr_i(instr[24:20]),
67
           .RDaddr_i(instr[11:7]),
68
69
           .RDdata_i (RegWriteData),
70
           .RegWrite i (RegWrite),
71
           .RSdata o (RSdata o),
72
           .RTdata o(RTdata o)
73
74
75
76
    -Decoder Decoder (
77
           .instr i(instr[6:0]),
           .RegWrite (RegWrite),
79
           .Branch (Branch),
           .Jump (Jump),
81
           .WriteBack1 (WriteBack1),
82
           .WriteBack0 (WriteBack0),
83
           .MemRead (MemRead) ,
84
           .MemWrite (MemWrite),
85
           .ALUSrcA (ALUSrcA),
86
           .ALUSrcB (ALUSrcB),
87
           .ALUOp (ALUOp)
     └);
```

```
☐Imm Gen ImmGen (
90
91
           .instr_i(instr),
92
           .Imm Gen o(Imm Gen o)
93
      └);
94
95
96
     ALU Ctrl ALU Ctrl (
97
           .instr(ALUControlIn),
98
           .ALUOp (ALUOp),
           .ALU Ctrl o(ALUControlOut)
99
      └);
100
101
102
     MUX 2to1 MUX ALUSrcA(
103
           .data0 i(pc o),
           .datal i(RSdata o),
104
105
           .select i (ALUSrcA),
106
           .data o(PCRegsrc1)
      L);
107
```

```
109
     Adder Adder PCReg(
110
           .srcl i(PCRegsrcl),
111
           .src2_i(Imm_Gen_o),
           .sum o(PCsrc2)
112
113
      └);
114
     MUX 2tol MUX PCSrc(
115
116
           .data0_i(PCsrc1),
117
           .data1 i(PCsrc2),
118
           .select i(PCSrc),
119
           .data_o(pc_i)
120
      └);
121
122
     MUX 2tol MUX ALUSrcB(
123
           .data0 i(RTdata o),
124
           .data1_i(Imm_Gen_o),
125
           .select i (ALUSrcB),
126
           .data o(ALUsrc2)
127
      └);
```

```
129
     -alu alu(
130
           .rst n(rst n),
131
           .src1 (RSdata o),
132
           .src2 (ALUsrc2),
           .ALU_control(ALUControlOut),
133
134
           .Zero (Zero),
135
           .result (ALUresult)
      L);
136
137
138
     Data Memory Data Memory (
139
           .clk_i(clk_i),
140
           .addr i(ALUresult),
           .data_i(RTdata o),
141
           .MemRead_i (MemRead),
142
143
           .MemWrite i (MemWrite),
144
           .data o (MemData o)
145
      L);
```

```
147
     MUX 2to1 MUX WriteBack0(
148
           .data0 i(ALUresult),
149
           .datal i(MemData o),
150
           .select i (WriteBack0),
151
           .data o(WriteBacksrc2)
152
      └);
153
154
     MUX 2to1 MUX WriteBack1 (
155
           .data0 i(WriteBacksrc2),
156
           .data1 i(PCsrc1),
157
           .select i (WriteBack1),
158
           .data o(RegWriteData)
159
      └);
160
161
       endmodule
```

Part II. Implementation results:

```
wei-chieh@weichieh-MSI:~/computer organization/Lab4$ ./demo.sh
iverilog *.v -o Simple CPU.vvp
vvp Simple CPU.vvp -fst -sdf-verbose -lxt2
WARNING: Instr Memory.v:15: $readmemb(Instruction.txt): Not end
LXT2 info: dumpfile Simple_CPU.lxt opened for output.
CONGRATULATION!!
MMMMMMMMMMMMMMMMWXKOOkkOO0XWMMMMMMMMMMMMMMMMMMMM
MMMMMMMMMWk::lkonnnnnnnnnnnnnnkko::dnmmmmmmmmm
MMMMMMMMO'cONNNNNNNNNNNNNNNNNNNNNNNKl'xwmmmmmmm
MMMMMMMNc'ONNNNNNNNNNNNNNNNNNNNNNNNNNO;;XMMMMMMM
MMMMMMW;,KNNNNNNNO.xNNNNNNNNN1;NNNNNNNXc'NMMMMMM
MMMMWKl.;dXNN0lNNNd.KNNNNNNNNx.KNNdkNNNxc.:KWMMMM
MMXl,cl...0NNd.:::;,:::::::;,:::.cNNX'..cc;cKMM
Wo'oXNNk., NNNd'WWWWWWWWWWWWWWWWWC:NNNc.dNNNx'cN
O;;.ONX,.:NNNo,Wk:NWWWWWWWWWWWWWWOOWl;NNNo.'0NK.,;k
MM0.0x,c.cNNNo,Wl.XWWWWWWWWWWWW,,Wl,KNNx.:'oK'xMM
MMX...:0.lnnno.wo'XWWWWWWWWWWW::Wl'Onn0.do...0MM
MMMNN.ox.oXNNo,WWWWWWWWWWWWWWWWWWWl,kKNX.lk.0NMMM
MMMM0.kl.xKNNo'WWWWWWWNcoocKWWWWWWWWl,kONN:;K.dMMMM
MMMMd.K:,xoKNd'WWWWWWWWXOkKWWWWWWWWWc,kxxKo'N;:MMMM
MMMM;:N'.','0d.;codxxkkk0000kkxdoc;.;d'.,..Kd.WMMM
MMMN.xNkOXk,.'..kOkxd..looo'.oxkO0'...;xN0xX0.0MMM
MMMx'XNNNNNO....,:ox00:.dx';k0xo:,..'.kNNNNNN:lmmm
MMW; lnxok0x..:..:;,,,''......',,,;:'.;,.o0K0Xnx.NMM
MMO.cc'.ox'.:;.,:::::::::::::::;.,:'.dx..:l.dmM
MMN00Kl'x,.;:,.;::::::::::::::::::':d:;X00NMM
MMMMMW';;.Oko,.::::::::::::::::''ox0;':.KMMMMM
MMMMMWxoc.,lx,.::::::::::::ccc,.xo;.;odXMMMMM
MMMMMMMk.0k..,:::::::::::ccccc:..dK,lMMMMMMM
MMMMMMMX'....,:::::::::::cccccc.....OMMMMMMMM
wei-chieh@weichieh-MSI:~/computer organization/Lab4$
```

Part III. Problems encountered and solutions:

Although Lab 4 is similar to Lab 3, there are much more details that we need to be cautious of . The most significant problem we met is that we were once unable to read new pc signals, making we have no idea about how to debug. We thought that it may result from the nop of the commands. After trying to include the conditions of it in our code, we eventually got the desired result. In addition, the structure of this cpu is much more complicated than the last one, we do have to be more careful and patient to check the original diagram and connect the datapaths as the diagram asks we to do.