LAB 3 : Single-Cycle CPU (Simple version)

109550135 范恩宇

Part I. Detailed description of the implementation:

1. Adder.v:

Declare a reg type "res", which will be the sum of "src1_i" and "src12_i", then "res" will be assign to "sum_o" in the end.

```
`timescale 1ns/1ps
2
 3 — module Adder(
 4
         input [32-1:0] src1 i,
 5
         input [32-1:0] src2 i,
 6
         output [32-1:0] sum o
 7
         );
8
     /* Write your code HERE */
10
11
     reg[32-1:0] res;
12
      assign sum_o = res;
13
14 —always @(*) begin
         res = srcl_i + src2 i;
15
16
17
18 endmodule
19
```

2. Decoder.v:

First assign the corresponding part in instruction to "opcode" and "funct3".

Then if the opcode represents R-type commands, make "Instr_field" be 2'b00 and
"Ctrl_o" be 9'b000100010. Otherwise, those two will be 2'b00 and 9'b000000000
repectively.

Finally, assign the corresponding parts in "Ctrl_o" to the four required outputs, "ALUSrc", "RegWrite", "Branch", and "ALUOp".

```
`timescale 1ns/1ps
    -module Decoder (
 4
         input [32-1:0]
                            instr i,
         output wire
 5
                             ALUSrc,
         output wire RegWrite,
output wire Branch,
 6
 7
 8
          output wire [2-1:0] ALUOp
 9
          );
10
     //Internal Signals
11
12
     wire [7-1:0] opcode;
13
     wire [3-1:0] funct3;
14
     reg [3-1:0] Instr field;
15
     reg [9-1:0] Ctrl_o;
16
17
     /* Write your code HERE */
18
     assign opcode = instr i[6:0];
19
    assign funct3 = instr i[14:12];
20
    always @(*) begin
21
22
          if(opcode == 7'b0110011) begin //r-type
23
              Instr field = 2'b00;
24
              Ctrl o = 9'b000100010;
25
         end
26
         else begin
27
             Instr_field = 2'b00;
28
              Ctrl o = 9'b0000000000;
29
          end
    end
30
31
32
     assign ALUSrc = Ctrl o[7];
33
     assign RegWrite = Ctrl o[5];
34
     assign Branch = Ctrl o[2];
35
      assign ALUOp = Ctrl o[1:0];
36
37
     endmodule
```

3. ALU.v:

If the the program is reset , then the result , zero flag , carryout , and overflow will all equal to 0 . Otherwise , do corresponding calculations as the slide asked and get the result accordingly , depending on what ALU_control value we get .

As for the part of addition and subtraction, we need to consider the possibility of overflow, so I check "src1[31]", "src2[31]", and "result[31]". If the first two are equal but the first one and the last one are not equal, it means that overflow happens, making "overflow" be 1.

Finally, also in the non-reset part, value of zeroflag will be "!result".

```
module alu(
           input
                                                         // negative reset
                                       src1,
           input signed [32-1:0]
                                                         // 32 bits source 1
                                                         // 32 bits source 2
           input signed [32-1:0]
                                       src2.
                                                                                           (input)
                          [ 4-1:0]
                                       ALU control,
                                                        // 4 bits ALU control input (input)
           input
                                      result,
           output reg
                          [32-1:0]
                                                        // 32 bits result
                                                                                           (output)
                                       zero,
           output reg
                                                        // 1 bit when the output is 0, zero must be set (output)
                                                        // 1 bit carry out
           output reg
                                                                                           (output)
   /* Write your code HERE */
always@(*)begin
if(rst_n)be--
                                       overflow
                                                        // 1 bit overflow
                                                                                           (output)
               if(ALU_control[3:0]==4'b00000) begin //and
               __oncrol[3:0]==4'b00
result = src1 & src2;
end
               else if(ALU_control[3:0] == 4'b0001)begin //or
                    result = src1 | src2;
                end
               else if(ALU_control[3:0] == 4'b0010)begin //add
    result = src1 + src2;
    if(src1[31] != result[31] && src1[31] == src2[31])begin
                         overflow = 1;
                    end
               else if(ALU_control[3:0] == 4'b0110)begin //sub
29
30
                    result = src1 - src2;
if(src1[31] != result[31] && src1[31] == src2[31])begin
                         overflow = 1;
```

```
else if(ALU_control[3:0] == 4'b0111)begin //xor
                    result = src1^src2;
               end
37
38
39
40
41
42
43
44
45
46
47
48
49
               else if(ALU_control[3:0] == 4'b1000)begin //slt
                    result = (src1<src2 ? 1:0);
               else if(ALU_control[3:0] == 4'b1100)begin //sll
                    result = src1 << src2;
               else if(ALU_control[3:0] == 4'b1010)begin //sra
                   result = src1 >>> src2;
               end
               else begin
                    result = 0;
50
51
52
53
               zero = !result;
           end
           else begin//reset
               result <= 0;
54
               zero <= 0;
55
               cout <= 0;
56
               overflow <= 0;
57
58
59
      endmodule
```

4. ALU_Ctrl.v:

First, make "ALUOp" do the choosing. If it is S-type, then "ALU_Ctrl_o" will do "add". If it is B-type, then "ALU_Ctrl_o" will do "sub". Otherwise, it will be R-type.

Second, in the R-type part, make "instr[2:0]" do the choosing.

When "instr[2:0]" be 3'b000, since (I30+fun3)[3] equals to alu_control[2] and (I30 + fun3 = fun7), I use "ALU_Ctrl_o[2] = (instr[3] = 1:0)". For the others, according to the different "instr[2:0]", we can get the corresponding required operation in the slide of lab3.

```
1 `timescale 1ns/1ps
    module ALU_Ctrl(
                      [4-1:0] instr,
4
          input
5
          input
                      [2-1:0] ALUOp,
          output reg [4-1:0] ALU_Ctrl_o
6
 7
8
9
     /* Write your code HERE */
10
    reg [4-1:0] ctl;
11
    always @(*) begin
if(ALUOp == 2'
12
         if(ALUOp == 2'b00)begin //S-type
13
14
              ctl = 4'b0010; //add
15
          end
          else if(ALUOp == 2'b01)begin //B-type
16
17
             ct1 = 4'b0110; //sub
18
          end
19
          else begin //R-type
              if(instr[2:0] == 3'b000)begin //add, sub
  ctl = 4'b0010;
20
21
22
                  ctl[2] = (instr[3]==1 ? 1:0); //funct7
23
24
              end
              else if(instr[2:0] == 3'b111)begin //and
25
                  ctl = 4'b00000;//
26
27
              end
              else if(instr[2:0] == 3'b110)begin //or
28
                 ctl = 4'b0001;//
29
              end
30
              else if(instr[2:0] == 3'b100)begin //xor
31
                ctl = 4'b0111;
32
33
              else if(instr[2:0] == 3'b010)begin //slt
34
               ctl = 4'b1000;
35
36
              else if(instr[2:0] == 3'b001)begin //sll
37
                  ctl = 4'b1100;
38
39
              else if(instr[2:0] == 3'b101)begin //sra
40
                  ctl = 4'b1010;
41
              end
42
              else begin
43
                  ctl = 4'b1111;
              end
44
45
          end
46
          ALU_Ctrl_o = ctl;
47
48
49 endmodule
```

5. <u>Simple_Single_CPU.v:</u>

Basically consists of all the other modules except testbench, each of them is given the corresponding variables such as ALUOp or instructions.

```
1
      `timescale 1ns/1ps
 2
     module Simple Single CPU(
 3
          input clk i,
 4
          input rst i
 5
          );
 6
 7
      //Internal Signals
 8
      wire [31:0] pc i;
 9
      wire [31:0] pc o;
10
      wire [31:0] instr;
11
      wire [31:0] ALUresult;
12
      wire ReqWrite;
13
      wire [31:0] RSdata o;
14
      wire [31:0] RTdata o;
15
      wire ALUSrc;
16
      wire [1:0] ALUOp;
17
      wire [3:0]ALU control;
18
      wire zero,cout,overflow;
19
      wire [31:0] imm 4 = 4;
20
      wire branch;
21
    ProgramCounter PC(
22
           .clk i(clk i),
23
           .rst i(rst i),
           .pc_i(pc_i) ,
24
25
           .pc o (pc o)
26
     └);
27
28
    ☐ Instr Memory IM(
29
           .addr i (pc o),
30
           .instr o(instr)
31
     └);
32
```

```
33
     Reg File RF(
34
            .clk i(clk i),
35
            .rst i(rst i) ,
36
            .RSaddr i(instr[19:15]) ,
37
            .RTaddr i(instr[24:20]) ,
38
            .RDaddr i(instr[11:7]) ,
39
            .RDdata i (ALUresult)
            .RegWrite i (RegWrite),
40
41
            .RSdata o(RSdata o) ,
42
            .RTdata o(RTdata o)
43
      └);
44
45
     Decoder decoder (
46
            .instr i(instr),
47
            .ALUSrc (ALUSrc) ,
48
            .RegWrite (RegWrite),
49
            .Branch (Branch) ,
50
            .ALUOp (ALUOp)
51
      L);
52
53
     Adder PC plus 4 Adder (
54
            .srcl i (pc o),
55
            .src2 i(imm 4),
56
            .sum o(pc i)
57
     └);
60
    ALU Ctrl ALU Ctrl (
61
          .instr({instr[30],instr[14:12]}),
62
63
          .ALUOp (ALUOp),
64
          .ALU Ctrl o(ALU control)
    L);
65
66
    ⊟alu alu (
67
68
          .rst_n(rst_i),
69
         .src1 (RSdata o),
70
         .src2(RTdata o),
          .ALU_control (ALU control),
71
72
          .zero(zero),
73
          .result (ALUresult),
74
          .cout (cout),
75
          .overflow(overflow)
76
     ⊢);
77
78
     endmodule
```

Part II. Implementation results:

```
kevin@DESKTOP-DOMKON3:~$ cd /mnt/c/Users/User/OneDrive/桌面/LABO3 kevin@DESKTOP-DOMKON3:/mnt/c/Users/User/OneDrive/桌面/LABO3$ chmod +x ./lab3TestScript.sh && ./la
```

本身電腦在最後跑 Ubuntu 時突然有些問題跑不了,因此借他人的電腦來跑自己的程式碼

Part III. Problems encountered and solutions:

Actually, I consider "Simple_Single_CPU.v" to be the most challenging part in this lab . I think that alu , alu control , and decoder are not difficult to implement once understanding what ALU control value , ALUOP value , and instruction value denote a certain operation . However , the structure of the full cpu is much more complicated than I think in the beginning . As for the solution , it is simply just spend some time figuring out what input and output singnals does the specific module require . After trying different I/O for a few turns , it eventually came up with a desired result .