

# LAB 5 : 5-Stage Pipeline Processor

Group 17 109550135 范恩宇 109550156 曾偉杰

## Part I. Detailed description of the implementation :

### 1. Decoder.v:

Basically having the same structure as our previous one . However , we don't need two "write\_back" and only need one "ALUSrc" this time . Besides , since NOP is encoded as "ADDI x0,x0,0" according to the Lab5-slide , we set only the "ALUOp" of I-type commands as the same with the one of NOP this time .

```
38  ┌─┐
39  │  │
40  │  │
41  │  │
42  │  │
43  │  │
44  │  │
45  │  │
46  │  │
47  └─┘

7'b0010011: begin //I-type: addi, slti, slli
    RegWrite <= 1;
    Branch <= 0;
    Jump <= 0;
    MemtoReg <= 0;
    MemRead <= 0;
    MemWrite <= 0;
    ALUSrc <= 1;
    ALUOp <= 2'b11;
end

98  ┌─┐
99  │  │
100 │  │
101 │  │
102 │  │
103 │  │
104 │  │
105 │  │
106 │  │
107 └─┘
108
109
110 └─┘

default: begin
    RegWrite <= 0;
    Branch <= 0;
    Jump <= 0;
    MemtoReg <= 0; //don't care
    MemRead <= 0;
    MemWrite <= 0;
    ALUSrc <= 1; //don't care
    ALUOp <= 2'b11;
end
endcase
end
```

## 2. ALU\_Ctrl.v :

Also having the same structure as our previous one , but we make it able to deal with more commands as the slide asked us to do . In addition , I-type commands and NOP are both accessed by “ALUOp == 2'b11” this time , and be further determined by “func3”.

```
44 end else if(ALUOp == 2'b11) begin
45     case(func3)
46     3'b000: begin //addi
47         ALU_Ctrl_o <= 4'b0010;
48     end
49     3'b001: begin //slli
50         ALU_Ctrl_o <= 4'b0100;
51     end
52     3'b010: begin //slti
53         ALU_Ctrl_o <= 4'b0111;
54     end
55     default: begin //nop
56         ALU_Ctrl_o <= 4'b0010;
57     end
58 endcase
59 end
```

## 3. Imm\_Gen.v :

The structure is a little different from our previous one , but it's basically the same . We chose different cases through “opcode” . Then in each case , we set “Imm\_Gen\_o” in the form that meets the requirement of the slide .

```
17 always@(*) begin
18     case(opcode)
19     7'b0110011: // R-type
20         Imm_Gen_o <= 0;
21     7'b0010011,7'b0000011,7'b1100111: // I-type (addi,lw,jalr)
22         Imm_Gen_o <= {{21{instr_i[31]}}, instr_i[30:20]};
23     7'b0100011: // S-type (sw)
24         Imm_Gen_o <= {{21{instr_i[31]}}, instr_i[30:25], instr_i[11:7]};
25     7'b1100011: // B-type (branch)
26         Imm_Gen_o <= {{21{instr_i[31]}}, instr_i[7],instr_i[30:25], instr_i[11:8]};
27     7'b1101111: // J-type (jal)
28         Imm_Gen_o <= {{12{instr_i[31]}}, instr_i[19:12],instr_i[20], instr_i[30:21]};
29     endcase
30 end
```

## 4. ForwardingUnit.v :

For both “ForwardA” and “ForwardB” are the same operation . If “RegWrite” == 1'b1(needs write back) , “RD” != 0 (not NOP) , and “IDEXE\_RS” == “RD” (data dependency exists) , then forward . However in each part , “EXEMEM” has higher priority than “MEMWB” .

```
13 always @(*) begin
14     //A
15     if((EXEMEM_RegWrite) && (EXEMEM_RD != 0) && (IDEXE_RS1 == EXEMEM_RD))begin
16         ForwardA <= 2'b10;
17     end else if((MEMWB_RegWrite) && (MEMWB_RD != 0) && (IDEXE_RS1 == MEMWB_RD))begin
18         ForwardA <= 2'b01;
19     end else begin
20         ForwardA <= 2'b00;
21     end
22
23     //B
24     if((EXEMEM_RegWrite) && (EXEMEM_RD != 0) && (IDEXE_RS2 == EXEMEM_RD))begin
25         ForwardB <= 2'b10;
26     end else if((MEMWB_RegWrite) && (MEMWB_RD != 0) && (IDEXE_RS2 == MEMWB_RD))begin
27         ForwardB <= 2'b01;
28     end else begin
29         ForwardB <= 2'b00;
30     end
31 end
```

## 5. Hazard detection.v:

If load(before “&&” in “if()”) and use(after “&&” in “if()”), then give nop , no write , and set “control\_output\_select” be 1 .

```
12 always @(*) begin
13     if (IDEXE_memRead && ((IDEXE_regRd == IFID_regRs) || (IDEXE_regRd == IFID_regRt))) begin
14         PC_write <= 1'b0;
15         IFID_write <= 1'b0;
16         control_output_select <= 1'b1;
17     end else begin
18         PC_write <= 1'b1;
19         IFID_write <= 1'b1;
20         control_output_select <= 1'b0;
21     end
22 end
23 endmodule
```

## 6. IFID register.v:

First , if “~rst\_i” , then set all outputs as 0 . Second , if “flush” exists , then make “address\_o” be “address\_i” and “instr\_o” be 0 . Otherwise , set all values of outputs with the corresponding inputs .

```
16 always @(posedge clk_i) begin
17     if(~rst_i) begin
18         address_o <= 0;
19         instr_o <= 0;
20         pc_add4_o <= 0;
21     end else if (flush) begin
22         address_o <= address_i;
23         instr_o <= 0;
24     end else if (IFID_write == 1'b1) begin
25         address_o <= address_i;
26         instr_o <= instr_i;
27         pc_add4_o <= pc_add4_i;
28     end
29 end
30
31 endmodule
```

## 7. EXEMEM\_register.v , IDEXE\_register.v , and MEMWB\_register.v:

Basically , all are implemented with the same logic . If “~rst\_i” , then set all the outputs as 0 , otherwise set their value with the corresponding inputs .

EXEMEM\_register.v

```
24 always @(posedge clk_i) begin
25     if(~rst_i) begin
26         instr_o <= 0;
27         WB_o <= 0;
28         Mem_o <= 0;
29         zero_o <= 0;
30         alu_ans_o <= 0;
31         rtdata_o <= 0;
32         WBreg_o <= 0;
33         pc_add4_o <= 0;
34     end else begin
35         instr_o <= instr_i;
36         WB_o <= WB_i;
37         Mem_o <= Mem_i;
38         zero_o <= zero_i;
39         alu_ans_o <= alu_ans_i;
40         rtdata_o <= rtdata_i;
41         WBreg_o <= WBreg_i;
42         pc_add4_o <= pc_add4_i;
43     end
44 end
45
46 endmodule
```

IDEXE\_register.v

```
28 always @(posedge clk_i) begin
29     if (~rst_i) begin
30         instr_o <= 0;
31         WB_o <= 0;
32         Mem_o <= 0;
33         Exe_o <= 0;
34         data1_o <= 0;
35         data2_o <= 0;
36         immgen_o <= 0;
37         alu_ctrl_input <= 0;
38         WBreg_o <= 0;
39         pc_add4_o <= 0;
40     end else begin
41         instr_o <= instr_i;
42         WB_o <= WB_i;
43         Mem_o <= Mem_i;
44         Exe_o <= Exe_i;
45         data1_o <= data1_i;
46         data2_o <= data2_i;
47         immgen_o <= immgen_i;
48         alu_ctrl_input <= alu_ctrl_instr;
49         WBreg_o <= WBreg_i;
50         pc_add4_o <= pc_add4_i;
51     end
52 end
53 endmodule
```

MEMWB\_register.v

```
18 always @(posedge clk_i) begin
19     if(~rst_i) begin
20         WB_o <= 0;
21         DM_o <= 0;
22         alu_ans_o <= 0;
23         WBreg_o <= 0;
24         pc_add4_o <= 0;
25     end else begin
26         WB_o <= WB_i;
27         DM_o <= DM_i;
28         alu_ans_o <= alu_ans_i;
29         WBreg_o <= WBreg_i;
30         pc_add4_o <= pc_add4_i;
31     end
32 end
33
34 endmodule
```

## 8. MUX\_2to1.v & 3to1.v , and Shift\_Left\_1.v:

Both multiplexers are implemented with the same logic , getting the corresponding “data\_o” with different “select\_i” . “Shift\_Left\_1.v” is just for setting shifted “data\_i” as “data\_o” .

MUX\_2to1.v

```
10 always @(*) begin
11     if (select_i == 1'b1) begin
12         data_o <= data1_i;
13     end else if (select_i == 1'b0) begin
14         data_o <= data0_i;
15     end
16 end
17 endmodule
```

MUX\_3to1.v

```
11 always @(*) begin
12     if (select_i == 2'b00) begin
13         data_o <= data0_i;
14     end else if (select_i == 2'b01) begin
15         data_o <= data1_i;
16     end else if (select_i == 2'b10) begin
17         data_o <= data2_i;
18     end
19 end
20 endmodule
```

Shift\_Left\_1.v

```
8 always @(*) begin
9     data_o <= {data_i[30:0], 1'b0};
10 end
11 endmodule
```

## 9. Pipeline CPU.v:

Consists of all other modules whose corresponding unit exist in the structure of CPU . Connect each modules with each other through the required datapaths and assign them with specific signals to make the cpu run correctly . Also , add wires for some inputs that requires specific numbers or instructions . In addition , assign “~(Jump|(Branch&ALU\_zero))” , “equality of data output of RS&RT”, and “Branch | Jump” with “MUXPCSrc” , “Branch\_zero” , and “IFID\_Flush” respectively .

```
84 wire [31:0] instr;
85 wire [32-1:0] Imm_4 = 4;
86 wire [32-1:0] zero = 0;
87
88 assign MUXPCSrc = ~(Jump|(Branch&ALU_zero));
89 assign Branch_zero = (RSdata_o == RTdata_o)? 1'b1 : 1'b0;
90 assign IFID_Flush = Branch | Jump;
91
```

## 10. Rest of files that we've implemented before:

All with the same structure as before .

## Part II. Implementation results :

```
kevin@DESKTOP-DOMKON3:~$ cd /mnt/d/Lab5
kevin@DESKTOP-DOMKON3:/mnt/d/Lab5$ chmod +x ./lab5TestScript.sh && ./lab5TestScript.sh

=====
***** CASE 1 *****
Testcase 1 pass
***** CASE 2 *****
Testcase 2 pass
***** CASE 3 *****
Testcase 3 pass
***** CASE 4 *****
Testcase 4 pass
***** CASE 5 *****
Testcase 5 pass
***** CASE 6 *****
Testcase 6 pass
***** CASE 7 *****
Testcase 7 pass
***** CASE 8 *****
Testcase 8 pass
***** CASE 9 *****
Testcase 9 pass
***** CASE 10 *****
Testcase 10 pass
***** CASE 11 *****
Testcase 11 pass
***** CASE 12 *****
Testcase 12 pass
***** CASE 13 *****
Testcase 13 pass
=====

Basic Score:30
Medium Score:40
Advanced Score:30
Total Score:100
kevin@DESKTOP-DOMKON3:/mnt/d/Lab5$ _
```

### **Part III. Problems encountered and solutions :**

There are definitely much more details that we need to be cautious of in lab5 than in lab 4 .  
When dealing with this lab , we met 4 problems .

First , we once forgot to add operations that deal with nop in “Decoder.v” and “ALU\_Ctrl.v” ,  
making the values from each file sometimes wrong .

Second , the structure of this cpu is a more complicated task for us this time . It took us a long  
time to find out that we miss-connected “data0\_i” in “MUX\_2to1 MUX\_ALUSrc” . Both of us didn’t  
find this error even if we both had checked it for several times .

Third , the lecture slide seems to have no information of how to connect 3to1 Mux in phase  
“WB” , this also take us a while to figure it out .

Finally in “IFID\_register.v” , we set both “~rst\_i” and “flush” with the same result in the  
beginning . Apparently , that is not correct , so we eventually separate them into two parts .