LAB 5 : 5-Stage Pipeline Processor

Group 17 109550135 范恩宇 109550156 曾偉杰

Part I. Detailed description of the implementation:

1. Decoder.v:

Basically having the same structure as our previous one . However , we don't need two "write_back" and only need one "ALUSrc" this time . Besides , since NOP is encoded as "ADDI x0,x0,0" according to the Lab5-slide , we set only the "ALUOp" of I-type commands as the same with the one of NOP this time .

```
38
              7'b0010011: begin //I-type: addi, slti, slli
39
                  RegWrite <= 1;</pre>
40
                  Branch <= 0;
41
                  Jump \leq 0;
42
                  MemtoReg <= 0;</pre>
43
                  MemRead \leq 0;
                  MemWrite <= 0;</pre>
44
45
                  ALUSrc <= 1;
                  ALUOp <= 2'b11;
46
47
 98
                   default: begin
 99
                        RegWrite <= 0;
100
                        Branch <= 0;
101
                        Jump \leq 0;
                                            //don't care
102
                        MemtoReg \leq 0;
103
                        MemRead \leq 0;
                        MemWrite <= 0;
104
                        ALUSrc <= 1;
105
                                            //don't care
                        ALUOp <= 2'b11;
106
107
                   end
108
              endcase
109
110
        end
```

2. ALU Ctrl.v:

Also having the same structure as our previous one, but we make it able to deal with more commands as the slide asked us to do. In addition, I-type commands and NOP are both accessed by "ALUOp == 2'b11" this time, and be further determined by "func3".

```
end else if(ALUOp == 2'b11) begin
45
               case (func3)
                                                 //addi
46
                    3'b000: begin
47
                        ALU Ctrl o <= 4'b0010;
48
                    end
49
                    3'b001: begin
                                                 //slli
50
                        ALU_Ctrl_o <= 4'b0100;
51
                    end
52
                    3'b010: begin
                                                 //slti
53
                        ALU Ctrl o <= 4'b0111;
54
                    end
55
                    default: begin
                        ALU_Ctrl_o <= 4'b0010;
56
57
                    end
5.8
               endcase
59
           end
```

3. Imm Gen.v:

The structure is a little different from our previous one , but it's basically the same . We chose different cases through "opcode" . Then in each case , we set "Imm_Gen_o" in the form that meets the requirement of the slide .

4. ForwardingUnit.v:

For both "ForwardA" and "ForwardB" are the same operation . If "RegWrite" == 1'b1(needs write back) , "RD" != 0 (not NOP) , and "IDEXE_RS" == "RD" (data dependency exists) , then forward . However in each part , "EXEMEM" has higher priority than "MEMWB" .

```
always @(*) begin
          if((EXEMEM_RegWrite) && (EXEMEM_RD != 0) && (IDEXE_RS1 == EXEMEM_RD))begin
              ForwardA <= 2'b10;
          end else if((MEMWB RegWrite) && (MEMWB RD != 0) && (IDEXE RS1 == MEMWB RD))begin
              ForwardA <= 2'b01;
19
          end else begin
              ForwardA <= 2'b00;
24
          if((EXEMEM_RegWrite) && (EXEMEM_RD != 0) && (IDEXE_RS2 == EXEMEM_RD))begin
26
27
          end else if((MEMWB RegWrite) && (MEMWB RD != 0) && (IDEXE RS2 == MEMWB RD))begin
              ForwardB <= 2'b01;
           end else begin
              ForwardB <= 2'b00;
          end
```

5. Hazard detection.v:

If load(before "&&" in "if()") and use(after "&&" in "if()") , then give nop , no write , and set "control output select" be 1 .

6. IFID register.v:

First , if "~rst_i" , then set all ouputs as 0 . Second , if "flush" exists , then make "address_o" be "address_i" and "instro_o" be 0 . Otherwise , set all values of outputs with the corresponding inputs .

```
16
     malways @ (posedge clk i) begin
17
           if(~rst i) begin
18
               address o <= 0;
19
                instr o \leq 0;
20
               pc add4 o \leq 0;
21
           end else if (flush) begin
22
                address o <= address i;
23
                instr o \leftarrow 0;
24
           end else if (IFID write == 1'b1) begin
25
                address o <= address i;
26
                instr o <= instr i;</pre>
               pc_add4_o <= pc_add4_i;</pre>
27
28
           end
29
     -end
30
31
      endmodule
```

7. EXEMEM register.v, IDEXE register.v, and MEMWB register.v:

Basically , all are implemented with the same logic . If " $\rm \sim rst_i$ " , then set all the outputs as 0 , otherwise set their value with the corresponding inputs .

EXEMEM_register.v

```
always @(posedge clk_i) begin
if(~rst_i) begin
26
27
                    instr_o <= 0;
WB_o <= 0;
                    Mem \circ \leq 0;
                    zero_o <= 0;
                    alu_ans_o <= 0;
                    rtdata_o <= 0;
                    WBreg o <= 0;
                    pc_add4_o <= 0;
               end else begin
                   instr_o <= instr_i;
WB_o <= WB_i;</pre>
37
                   Mem o <= Mem i;
                    zero_o <= zero_i;
                    alu_ans_o <= alu_ans_i;
                   rtdata_o <= rtdata_i;
WBreg_o <= WBreg_i;
pc_add4_o <= pc_add4_i;</pre>
40
41
42
45
```

endmodule

IDEXE register.v

MEMWB_register.v

8. MUX 2to1 & 3to1.v, and Shift Left 1.v:

Both multiplexers are implemented with the same logic , getting the corresponding "data_o" with different "select_i" . "Shift_Left_1.v" is just for setting shifted "data_i" as "data_o" .

Shift_Left_1.v

9. Pipeline CPU.v:

Consists of all other modules whose corresponding unit exist in the structure of CPU . Connect each modules with each other through the required datapaths and assign them with specific signals to make the cpu run correctly . Also , add wires for some inputs that requires specific numbers or instructions . In addition , assign "~(Jump|(Branch&ALU_zero))" , "equality of data output of RS&RT", and "Branch | Jump" with "MUXPCSrc" , "Branch_zero" , and "IFID_Flush" respectively .

```
84  wire [31:0] instr;
85  wire [32-1:0] Imm_4 = 4;
86  wire [32-1:0] zero = 0;
87

88  assign MUXPCSrc = ~(Jump|(Branch&ALU_zero));
89  assign Branch_zero = (RSdata_o == RTdata_o)? 1'b1 : 1'b0;
90  assign IFID_Flush = Branch | Jump;
```

10. Rest of files that we've implemented before:

All with the same structure as before.

Part II. Implementation results:

```
evin@DESKTOP-DOMKON3:~$ cd /mnt/d/Lab5
evin@DESKTOP-DOMKON3:/mnt/d/Lab5$ chmod +x ./lab5TestScript.sh && ./lab5TestScript.sh
*********** CASE 1 ***********
Testcase 7 pass
      ** CASE 8 ***********
estcase 8 pass
     *** CASE 9 ***********
Testcase 13 pass
Basic Score:30
Medium Score:40
Advanced Score:30
Cotal Score:100
 in@DESKTOP-DOMKON3:/mnt/d/Lab5$ _
```

Part III. Problems encountered and solutions:

There are definitely much more details that we need to be cautious of in lab5 than in lab 4. When dealing with this lab, we met 4 problems.

First , we once forgot to add operations that deal with nop in "Decoder.v" and "ALU_Ctrl.v" , making the values from each file sometimes wrong .

Second , the structure of this cpu is a more complicated task for us this time . It took us a long time to find out that we miss-connected "data0_i" in "MUX_2to1 MUX_ALUSrc" . Both of us didn't find this error even if we both had checked it for several times .

Third , the lecture slide seems to have no information of how to connect 3to1 Mux in phase "WB" , this also take us a while to figure it out .

Finally in "IFID_register.v", we set both "~rst_i" and "flush" with the same result in the beginning. Apparently, that is not correct, so we eventually separate them into two parts.