

A Framework for Verified, Hardware-Assisted Security Monitors

Cătălin Hriţcu INRIA Paris

Current collaborators on this project

Formal verification side

- Arthur Azevedo de Amorim (UPenn & INRIA Paris)
- Maxime Dénès (UPenn)
- Nick Giannarakis (INRIA Paris & NTU Athens)
- Cătălin Hriţcu (INRIA Paris)
- Benjamin Pierce (UPenn)
- Antal Spector-Zabusky (UPenn)
- Andrew Tolmach (Portland State)

Architecture side

André DeHon, Udit Dhawan, Nikos Vasilakis, ... (UPenn)



- Today's CPUs are mindless bureaucrats
 - "write past the end of this buffer"
 - "jump to this untrusted integer"
 - "return into the middle of this instruction"

... yes boss!

... right boss!

... sure boss!

- Today's CPUs are mindless bureaucrats
 - "write past the end of this buffer"
 - "jump to this untrusted integer"
 - "return into the middle of this instruction"
- Software bears most of the burden for security pervasive security enforcement impractical
 - security-performance tradeoffjust write secure code ... all of it!




... right boss!

... sure boss!



- Today's CPUs are mindless bureaucrats
 - "write past the end of this buffer"
 - "jump to this untrusted integer"
 - "return into the middle of this instruction"
- Software bears most of the burden for security pervasive security enforcement impractical
 - security-performance tradeoffjust write secure code ... all of it!
- Consequence: vulnerabilities in every system
 - violations of known safety and security policies



... right boss!

... sure boss!



- general dynamic enforcement mechanism for
 - critical invariants of all machine code
 - high-level abstractions and programming models

- general dynamic enforcement mechanism for
 - critical invariants of all machine code
 - high-level abstractions and programming models
- main idea: add word-sized tag to each machine word
 - "this word is an instruction, and this one is a pointer""this word comes from the net, and this is private to A and B"

- general dynamic enforcement mechanism for
 - critical invariants of all machine code
 - high-level abstractions and programming models
- main idea: add word-sized tag to each machine word
 - "this word is an instruction, and this one is a pointer"
 "this word comes from the net, and this is private to A and B"
- tags efficiently propagated on each instruction
 - tags and rules defined by software (miss handler; verified)
 accelerated by hardware (rule cache, near-0 overhead hits)

- general dynamic enforcement mechanism for
 - critical invariants of all machine code
 - high-level abstractions and programming models
- main idea: add word-sized tag to each machine word
 - "this word is an instruction, and this one is a pointer"
 "this word comes from the net, and this is private to A and B"
- tags efficiently propagated on each instruction
 - tags and rules defined by software (miss handler; verified)
 accelerated by hardware (rule cache, near-0 overhead hits)
 low overhead: <10% runtime, <50% energy, <12% power

information flow control (IFC)

- information flow control (IFC)
- monitor self-protection
- dynamic sealing compartmentalization memory safety
- control-flow integrity (CFI)
- hardware types (instr/ptr/...)
 taint tracking
- ...

- information flow control (IFC) [POPL 2014]
- monitor self-protection
- dynamic sealing compartmentalization memory safety
- control-flow integrity (CFI)
- hardware types (instr/ptr/...)
 taint tracking
- •





- information flow control (IFC) [POPL 2014]
- monitor self-protection
- dynamic sealing compartmentalization

memory safety

- control-flow integrity (CFI)
- hardware types (instr/ptr/...)
 taint tracking

•

recent draft Verified
(in Coq)

Evaluated (simulations)

- information flow control (IFC) [POPL 2014]
- monitor self-protection
- dynamic sealing compartmentalization

memory safety

- control-flow integrity (CFI)
- hardware types (instr/ptr/...)
 taint tracking

•

recent

Verified
(in Coq)

Evaluated (simulations)

Memory safety

- Prevent
 - spatial violations: reading/writing out of bounds
 - temporal violations: use after free, invalid free

Memory safety

- Prevent
 - spatial violations: reading/writing out of bounds
 - temporal violations: use after free, invalid free
- Pointers become unforgeable capabilities



- can only obtain a valid pointer to a memory region by allocating that region or
 - by copying/offsetting an existing pointer to that region

```
T_v ::= i \mid ptr(c) tags on values

T_m ::= M(c,T_v) \mid F tags on memory
```

color of region

```
T_v := i \mid ptr(c) tags on values

T_m := M(c,T_v) \mid F tags on memory
```

color of region

```
T_v := i \mid ptr(\tilde{c}) tags on values
```

 $T_m := M(c,T_v) \mid F$ tags on memory

color of region

tag of content

p←malloc k


```
T_v ::= i \mid ptr(c) tags on values

T_m ::= M(c,T_v) \mid F tags on memory
```




```
T_v := i \mid ptr(c) tags on values


T_m := M(c,T_v) \mid F tags on memory
```



$$T_v := i \mid ptr(c)$$
 tags on values
 $T_m := M(c,T_v) \mid F$ tags on memory



 $T_v := i \mid ptr(c)$ tags on values $T_m := M(c,T_v) \mid F$ tags on memory



```
T_v ::= i \mid ptr(c) tags on values

T_m ::= M(c,T_v) \mid F tags on memory
```

```
p+malloc k
fresh c

0 1 k-1
0@M(c,i) 0@M(c,i) ... 0@M(c,i)


p = A8F0@ptr(c)
```

```
T_v := i \mid ptr(c) tags on values

T_m := M(c,T_v) \mid F tags on memory
```


```
T_v ::= i \mid ptr(c) tags on values

T_m ::= M(c,T_v) \mid F tags on memory
```




```
T_v ::= i \mid ptr(c) tags on values

T_m ::= M(c,T_v) \mid F tags on memory
```




```
T_v := i \mid ptr(c) tags on values

T_m := M(c,T_v) \mid F tags on memory
```




```
T_v ::= i \mid ptr(c) tags on values

T_m ::= M(c,T_v) \mid F tags on memory
```




!p ← 7

$$T_v ::= i \mid ptr(c)$$
 tags on values
 $T_m ::= M(c,T_v) \mid F$ tags on memory




```
T_v ::= i \mid ptr(c) tags on values

T_m ::= M(c,T_v) \mid F tags on memory
```




```
T_v ::= i \mid ptr(c) tags on values

T_m ::= M(c,T_v) \mid F tags on memory
```




```
T_v := i \mid ptr(c) tags on values

T_m := M(c,T_v) \mid F tags on memory
```




```
T_v := i \mid ptr(c) tags on values

T_m := M(c,T_v) \mid F tags on memory
```



```
T_v := i \mid ptr(c) tags on values


T_m := M(c,T_v) \mid F tags on memory
```






$$T_v ::= i \mid ptr(c)$$
 tags on values
 $T_m ::= M(c,T_v) \mid F$ tags on memory

out of bounds



out of bounds


$$T_v := i \mid ptr(c)$$
 tags on values
 $T_m := M(c,T_v) \mid F$ tags on memory





$$x \leftarrow !p$$

$$T_v ::= i \mid ptr(c)$$
 tags on values $T_m ::= M(c,T_v) \mid F$ tags on memory






out of bounds

$$x \leftarrow !p$$

$$T_v ::= i \mid ptr(c)$$
 tags on values $T_m ::= M(c,T_v) \mid F$ tags on memory







$$T_v ::= i \mid ptr(c)$$
 tags on values
 $T_m ::= M(c,T_v) \mid F$ tags on memory





1. Sets of tags

$$T_{v} ::= i \mid ptr(c)$$
 $T_{m} ::= M(c,T_{v}) \mid F$
 $T_{pc} ::= T_{v}$



1. Sets of tags

$$T_{v} ::= i \mid ptr(c)$$
 $T_{m} ::= M(c,T_{v}) \mid F$
 $T_{pc} ::= T_{v}$

2. Transfer function

```
Record IVec := { op:opcode ; t_{pc}:T_{pc} ; t_i:T_m ; ts: ... }
Record OVec (op:opcode) := { t_{rpc} : T_{pc} ; t_r : ... }
transfer : (iv:IVec) -> option (OVec (op iv))
```



1. Sets of tags

```
T_v ::= i \mid ptr(c)
T_m ::= M(c,T_v) \mid F
T_{pc} ::= T_v
```

2. Transfer function

```
Record IVec := { op:opcode ; t_{pc}:T_{pc} ; t_{i}:T_{m} ; ts: ... }
Record OVec (op:opcode) := { t_{rpc} : T_{pc} ; t_{r} : ... }
transfer : (iv:IVec) -> option (OVec (op iv))
```

```
Definition transfer iv := match iv with  | \{op=Load; \ t_{pc}=ptr(c_{pc}); \ t_i=M(c_{pc},i); \ ts=[ptr(c); \ M(c,T_v)] \}   =>_{\{t}rpc=pt_{r(}cpc)_{;} \ t_r=Tv\}
```



1. Sets of tags

$$T_v ::= i \mid ptr(c)$$
 $T_m ::= M(c,T_v) \mid F$
 $T_{pc} ::= T_v$

2. Transfer function

```
Record IVec := { op:opcode ; t_{pc}:T_{pc} ; t_i:T_m ; ts: ... }
Record OVec (op:opcode) := { t_{rpc} : T_{pc} ; t_r : ... }
transfer : (iv:IVec) -> option (OVec (op iv))
```

```
Definition transfer iv := match iv with  | \{ \text{op=Load; } t_{pc} = \text{ptr}(c_{pc}); t_i = M(c_{pc}, i); ts = [\text{ptr}(c); M(c, T_v)] \}   = >_{\{t} \text{rpc} = \text{ptr}_{\{cpc\}}; t_r = \text{Tv} \}   | \{ \text{op=Store; } t_{pc} = \text{ptr}(c_{pc}); t_i = M(c_{pc}, i); ts = [\text{ptr}(c); T_v; M(c, T_v')] \}   = >_{\{t_{rpc}} = \text{ptr}(c_{pc}); t_r = M(c, T_v) \}   \dots
```



1. Sets of tags

$$T_v ::= i \mid ptr(c)$$
 $T_m ::= M(c,T_v) \mid F$
 $T_{pc} ::= T_v$

2. Transfer function

```
Record IVec := { op:opcode ; t_{pc}:T_{pc} ; t_i:T_m ; ts: ... }
Record OVec (op:opcode) := { t_{rpc} : T_{pc} ; t_r : ... }
transfer : (iv:IVec) -> option (OVec (op iv))
```

3. Monitor services

Record service := { addr : word; sem : state -> option state; ... }


Definition mem_safety_services : list service :=

[malloc; free; size; base; eq].












Verification



Verification



*only proved for IFC [POPL 2014]




*only proved for IFC [POPL 2014]

Verification Memory safe abstract machine refines **Micro-policy** Symbolic machine memory safety micro-policy refines correctly implements* **Monitor** Concrete Rule cache memory safety **ASM** machine *only proved for IFC [POPL 2014] **Generic Framework**

 $P \in \{IFC, CFI\}$

Abstract machine for P





 $P \in \{IFC, CFI\}$

Abstract machine for P

Symbolic machine

Micro-policy

P

refinement (data)

> refinement (data)

Concrete Rule cache monitor for P

 $P \in \{IFC, CFI\}$

Abstract machine for P

secure

Symbolic machine

Micro-policy

P

refinement (data)

> refinement (data)

Concrete Rule cache monitor for P



Abstract machine for P

secure

preserved by

Symbolic machine


Micro-policy

P

refinement (data)

> refinement (data)

Concrete Rule cache monitor for P



Future verification challenges

- 1. Proofs for **real RISC architecture** (e.g. ARM)
- 2. Verify all monitors down to machine-code level
- 3. Formally study micro-policy composition
- 4. Devise generic meta-language for micro-policies
- 5. Study more micro-policies (e.g. stack protection, ...)
- 6. Formally study expressive power of micro-policies
- 7. Interaction with **loader** and **compiler** (static + dynamic)
- 8. ... and operating system (e.g. protect the OS itself)