


a)
$$A = +(207)_{10} = +(11001111)_2 = (011001111)_{C2-9bits}$$
 $B = -(35)_8 = -(011101)_2 = C2(011101) = (100011)_{C2-9bits}$
 $C = +(BD)_{16} = +(10111101)_2 = (010111101)_{C2-9bits}$
 $D = -(11001101)_2 = -(011001101) = (100110011)_{C2-9bits}$

b)

 $A - B = A + C2(B) = (011001111) + (000011101)$
 $O11001111$
 $O11001111$
 $O11001111$
 $O110011101$
 $O110011101$
 $O110011101$
 $O110011101$
 $O110011101$
 $O110011101$
 $O110011101$
 $O110011001$
 $O110011101$
 $O110011001$
 $O11001001$
 $O11001001$
 $O11001001$
 $O11001001$
 $O11001001$
 $O11001001$
 $O11001001$
 $O110$









х	s	s'	z
а	SO	S1	0
a	S1	S1	0
a	S2	S2	0
a	S3	SO.	1
b	SO	SO	0
b	S1	S2	0
b	S2	S3	0
b	S3	S3	0
С	SO	SO.	0
С	S1	SO.	0
С	S2	S2	0
С	S3	S2	0
d	SO	S0	0
d	S1	SO.	0
d	S2	S2	0
d	S3	S2	0

x1	x0	q1	q0	q′1	q'0	z
0	0	0	0	0	1	0
0	0	0	1	0	1	0
0	0	1	0	1	0	0
0	0	1	1	0	0	1
0	1	0	0	0	0	0
0	1	0	1	1	0	0
0	1	1	0	1	1	0
0	1	1	1	1	1	0
1	0	0	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	0	1	1	1	0	0
1	1	0	0	0	0	0
1	1	0	1	0	0	0
1	1	1	0	1	0	0
1	1	1	1	1	0	0

$$\begin{split} z &= \overline{x}_1 \cdot \overline{x}_0 \cdot q_1 \cdot q_0 \\ q_0' &= \overline{x}_1 \cdot \overline{x}_0 \cdot \overline{q}_1 + \overline{x}_1 \cdot x_0 \cdot q_1 \\ q_1' &= q_1 \cdot \overline{q}_0 + x_1 \cdot q_1 + x_0 \cdot q_1 + \overline{x}_1 \cdot x_0 \cdot q_0 \end{split}$$



El diagrama de estados el orden de las señales de control va a ser el siguiente: SO1 SO2 OP1 OP0 LDRA LDRB



Contenido de la memoria ROM

	Dirección ROM		Salidas de la ROM							
((Estado actual)		Sig estado		control					
C	Q1	Q0	Q1'	Q0'	SO1	SO2	OP1	OP0	LDRA	LDRB
0)	0	0	1	1	0	0	0	0	1
0)	1	1	0	0	0	1	1	0	1
1	L	0	1	1	0	1	0	1	1	0
1	L	1	0	0	1	1	1	0	0	1