
Lab5-PCPU

Datapath



详细的接口如下

CPU源码设计

SCPU模块顶层设计

```
`timescale 1ns / 1ps
    `include "Lab4.vh"
    module SCPU (
      `RegFile_Regs_Outputs
      input clk,
      input rst,
      input MIO_ready,
8
      input [31:0] inst_in,
      input [31:0] Data_in,
9
      output CPU_MIO,
10
      output MemRW,
11
      output wire [31:0] PC_out,
12
13
      output [31:0] Data_out,
      output [31:0] Addr_out,
14
      output wire [3:0] wea
15
16
17
    `ID_PipelineReg_declaration;
```

```
18
    `EX PipelineReg declaration;
19
    `MEM_PipelineReg_declaration;
20
    `WB_PipelineReg_declaration;
21
    `ID_PipelineReg_Module;
    `EX_PipelineReg_Module;
22
23
     `MEM_PipelineReg_Module;
24
    `WB_PipelineReg_Module;
25
    assign MEM_PC_in = EX_PC;
    assign WB_PC_in = MEM_PC;
26
27
    reg [31:0] PC;
28
    assign PC_out = PC;
29
    wire [31:0] PC_in;
30
    always@(posedge clk or posedge rst)
31
    begin
32
         if(rst)
33
         begin
34
             PC<=32'h000000000;
35
         end
36
         else
37
         begin
38
             PC<=PC_in;
39
         end
40
    end
41
    wire ID pass;
42
    wire [31:0]PC_jump;
43
      assign CPU_MIO = MIO_ready;
      assign ID_PC_in = PC;
44
45
      assign ID inst in = inst in;
46
      assign EX_PC_in = ID_PC;
47
48
      wire [3:0] EX_wea_in_temp;
      wire EX_RegWrite_in_temp;
49
50
      wire EX_Jump_in_temp;
51
      wire EX_Branch_in_temp;
52
      Controler v1 (
53
           .OPcode(ID_inst[6:2]),
54
           .Fun7(ID inst[31:25]),
55
           .Fun3(ID inst[14:12]),
56
57
           .wea(EX_wea_in_temp),
           .ImmSell(EX_ImmSell_in),
58
59
           .ALUSrc B(EX ALUSrc B in),
60
           .MemtoReg(EX_MemtoReg_in),
61
           .Jump(EX_Jump_in_temp),
62
           .Branch(EX_Branch_in_temp),
63
           .RegWrite(EX_RegWrite_in_temp),
64
           .ALU_Control(EX_ALU_Control_in),
65
           .sign(EX_sign_in),
           .byte_n(EX_byte_n_in),
66
67
           .jump_choose(EX_jump_choose_in)
68
      );
      ImmGen U1 (
69
         .ImmSell(EX_ImmSell_in),
70
71
         .inst_field(ID_inst),
72
         .sign(1'b1),
73
         .Imm(EX Imm in)
74
75
    wire [31:0] Rs1_data, Rs2_data;
```

```
76
     wire [4:0] Rs1 addr;
 77
     wire [4:0] Rs2 addr;
 78
      wire [4:0] W_addr;
 79
      assign Rs1 addr = ID inst[19:15];
      assign Rs2_addr = ID_inst[24:20];
 80
      assign W addr = WB Rd addr;
 81
 82
      assign RegWrite = WB_RegWrite;
      assign EX_Rd_addr_in = ID_inst[11:7];
 83
      assign EX_Data_out_in = Rs2_data;
 84
 85
      Regs U2 (
          `RegFile Regs Arguments
 86
 87
          .clk(clk),
 88
          .rst(rst),
 89
          .Rs1_addr(Rs1_addr),
 90
          .Rs2 addr(Rs2 addr),
 91
          .Wt_addr(W_addr),
 92
          .Wt_data(WB_Rd_data),
 93
          .RegWrite(WB RegWrite),
 94
          .Rs1 data(Rs1 data),
 95
          .Rs2 data(Rs2 data)
 96
     );
 97
      wire Load_hazard;
 98
      load hazard U6(
 99
          .Rs1 addr(Rs1 addr),
100
          .Rs2_addr(Rs2_addr),
101
          .EX_Rd_addr(EX_Rd_addr),
          .EX_RegWrite(EX_RegWrite),
102
103
          .EX MemtoReg(EX MemtoReg),
104
          .Load hazard(Load hazard)
105
      );
106
      bubble U11(
107
          .ID pass(ID pass),
108
          .EX wea in temp(EX wea in temp),
109
          .EX_RegWrite_in_temp(EX_RegWrite_in_temp),
110
          .EX_Jump_in_temp(EX_Jump_in_temp),
          .EX_Branch_in_temp(EX_Branch_in_temp),
111
112
          .EX wea in(EX wea in),
113
          .EX RegWrite in(EX RegWrite in),
114
          .EX_Jump_in(EX_Jump_in),
115
          .EX_Branch_in(EX_Branch_in)
116
      );
117
      assign EX Rs1 data in = Rs1 data;
118
      assign EX_Rs2_data_in = Rs2_data;
      assign EX_Rs1_addr_in = Rs1_addr;
119
120
      assign EX_Rs2_addr_in = Rs2_addr;
121
122
123
      wire [31:0] ALU_out;
124
      wire zero;
      wire [31:0] adder_1;
125
126
     wire[31:0] adder 2;
127
      forwarding U5(
          .EX_Rs1_data(EX_Rs1_data),
128
129
          .EX_Rs2_data(EX_Rs2_data),
130
          .EX_Rs1_addr(EX_Rs1_addr),
131
          .EX Rs2 addr(EX Rs2 addr),
132
          .EX_Data_out(EX_Data_out),
133
          .EX_Imm(EX_Imm),
```

```
134
          .EX ALUSrc B(EX ALUSrc B),
135
          .MEM Rd addr(MEM Rd addr),
136
          .MEM_RegWrite(MEM_RegWrite),
137
          .MEM_Rd_data(MEM_Rd_data),
          .WB_Rd_addr(WB_Rd_addr),
138
139
          .WB_RegWrite(WB_RegWrite),
140
          .WB_Rd_data(WB_Rd_data),
          .MEM_Data_out_in(MEM_Data_out_in),
141
142
          .adder_1(adder_1),
143
          .adder_2(adder_2)
144
      );
145
      ALU U3 (
146
          .A(adder_1),
147
          .B(adder_2),
148
          .ALU_operation(EX_ALU_Control),
149
          .res(ALU_out),
          .zero(zero)
150
151
      );
152
      assign MEM Addr out in=ALU out;
153
154
      wire change;
155
      PC_choose U7(
156
          .EX_PC(EX_PC),
157
          .EX_Imm(EX_Imm),
158
          .ALU_out(ALU_out),
159
          .zero(zero),
          .EX_Branch(EX_Branch),
160
161
          .EX_Jump(EX_Jump),
162
          .EX_jump_choose(EX_jump_choose),
163
          .PC_jump(PC_jump),
164
          . \verb|change| (\verb|change|)|\\
165
      );
166
167
168
      wire [31:0] mem_out;
169
      Rd_choose U8(
          .EX PC(EX_PC),
170
171
          .EX Imm(EX Imm),
172
          .ALU_out(ALU_out),
173
          .mem_out(mem_out),
174
          .MEM_Rd_data(MEM_Rd_data),
175
          .EX MemtoReg(EX MemtoReg),
176
          .MEM_MemtoReg(MEM_MemtoReg),
177
          .MEM_Rd_data_in(MEM_Rd_data_in),
178
          .WB_Rd_data_in(WB_Rd_data_in)
179
      );
180
181
182
      assign MEM_MemtoReg_in=EX_MemtoReg;
183
      assign MEM_RegWrite_in=EX_RegWrite;
184
      assign MEM_sign_in=EX_sign;
185
      assign MEM_byte_n_in=EX_byte_n;
      assign MEM_Rd_addr_in=EX_Rd_addr;
186
187
      assign MEM_wea_in=EX_wea;
188
189
      wire[31:0] Data in shift;
190
      extend U4(
191
          .byte_n(MEM_byte_n),
```

```
192
          .in(Data_in_shift),
193
          .sign(MEM_sign),
194
          .mem_data(mem_out)
195
      );
196
197
      assign WB Rd addr in=MEM Rd addr;
198
      assign WB_RegWrite_in=MEM_RegWrite;
199
200
201
      RAM shift U9(
          .MEM Addr out(MEM Addr out),
202
203
          .MEM_Data_out(MEM_Data_out),
204
          .MEM wea(MEM wea),
205
          .Data_in(Data_in),
206
          .Data out(Data out),
207
          .Data_in_shift(Data_in_shift),
          .Addr_out(Addr_out),
208
209
          .MemRW(MemRW),
210
          .wea(wea)
211
      );
212
      PC_control U0(
213
214
          .PC(PC),
215
          .ID PC(ID PC),
216
          .PC_jump(PC_jump),
217
          .Load_hazard(Load_hazard),
          .PC_out(PC_in),
218
219
          .ID_pass(ID_pass),
220
          .change(change)
221
          );
222
223
      endmodule
```

SCPU利用PipelineReg模块来储存每个阶段的中间量,用predicting来处理数据冲突,用load_hazard来判断是否产生数据冲突的特例需要让指令bubble一个周期,并输出load冲突信号,PC_control接受load冲突信号,并且根据PC_jump来判断存在分支冲突,输出最终下一条指令,并输出bubble信号,bubble模块接受bubble信号来控制是否关闭ID阶段指令的写入和跳转操作,对于数据冲突我采取了前递的方式,见forwarding模块和load_hazard模块,对于结构冲突我采取了总是预测不发生的方式,见PC_control模块,指令的取消执行(bubble)见bubble模块.

forwarding模块

```
1
    `include "Lab4.vh"
2
    module forwarding(
3
        input [31:0] EX_Rs1_data,
4
        input [31:0] EX_Rs2_data,
5
        input [4:0] EX_Rs1_addr,
        input [4:0] EX_Rs2_addr,
6
7
        input [31:0] EX_Data_out,
8
        input [31:0] EX_Imm,
9
        input EX_ALUSrc_B,
10
        input [4:0] MEM_Rd_addr,
11
        input MEM_RegWrite,
12
        input [31:0] MEM_Rd_data,
13
        input [4:0] WB_Rd_addr,
```

```
14
        input WB RegWrite,
15
        input [31:0] WB_Rd_data,
16
        output [31:0] MEM_Data_out_in,
17
        output [31:0] adder 1,
        output [31:0] adder_2
18
19
    );
    assign \ Rs1\_EX\_MEM\_hazard=EX\_Rs1\_addr==MEM\_Rd\_addr\&\&MEM\_RegWrite\&\&MEM\_Rd\_addr!=32'h0;
20
21
    assign Rs2_EX_MEM_hazard=EX_Rs2_addr==MEM_Rd_addr&&MEM_RegWrite&&MEM_Rd_addr!=32'h0;
    assign Rs1 EX WB hazard=EX Rs1 addr==WB Rd addr&&WB RegWrite&&WB Rd addr!=32'h0;
22
23
    assign Rs2 EX WB hazard=EX Rs2 addr==WB Rd addr&&WB RegWrite&&WB Rd addr!=32'h0;
    assign adder 1=Rs1 EX MEM hazard?MEM Rd data:Rs1 EX WB hazard?WB Rd data:EX Rs1 data;
    assign adder_2=EX_ALUSrc_B?EX_Imm:Rs2_EX_MEM_hazard?MEM_Rd_data:Rs2_EX_WB_hazard?
25
    WB Rd data: EX Rs2 data;
26
    assign MEM Data out in=Rs2 EX MEM hazard?MEM Rd data:Rs2 EX WB hazard?
    WB Rd data: EX Data out;
27
    endmodule
```

forward模块用于在EX_Imm(EX阶段立即数),EX_RSX_data(EX阶段寄存器输出值),MEM_Rd_data(MEM阶段寄存器输出值),WB_Rd_data(WB阶段寄存器输出值)中选择作为 adder_x(ALU的输入),并且在 EX_Data_out(EX 阶段输出值),MB_Rd_data(WB阶段寄存输出值)中选择作为MEM_Data_out_in(MEM阶段输出值),MEM_Rd_data(MEM阶段寄存输出值),WB_Rd_data(WB阶段寄存器输出值)中选择作为MEM_Data_out_in(MEM阶段输出值)的输入。数据冲突的发生是因为MEM或WB阶段的寄存器输出值是当前EX阶段的寄存器输入值(影响ALU的输入和MEM阶段的输出值),所以需要选择MEM或WB阶段的寄存器输出值作为ALU的输入和MEM阶段的输出值.这里我采取了前递的方式,当EX阶段的源寄存器的地址和MEM或WB阶段的目的寄存器地址相同,并且MEM或WB阶段的目的寄存器地址不是x0,MEM或WB阶段的目的寄存器写入使能为真时,选择MEM或WB阶段的寄存器输出值作为ALU的输入和MEM阶段的输出值,且MEM阶段的寄存器输出值优先于WB阶段的寄存器输出值.

Load_hazard模块


```
`include "Lab4.vh"
1
2
    module load hazard(
3
        input [4:0] Rs1_addr,
4
        input [4:0] Rs2_addr,
5
        input [4:0] EX Rd addr,
        input EX RegWrite,
6
7
        input [`MEM2REG_WIDTH-1:0] EX_MemtoReg,
        output wire Load_hazard
8
9
    );
    assign Rs1 ID EX hazard=Rs1 addr==EX Rd addr&&EX RegWrite&&EX Rd addr!=32'h0;
10
    assign Rs2_ID_EX_hazard=Rs2_addr==EX_Rd_addr&&EX_RegWrite&&EX_Rd_addr!=32'h0;
11
12
    assign Load_hazard=(EX_MemtoReg==`MEM2REG_MEM&&(Rs1_ID_EX_hazard)|Rs2_ID_EX_hazard));
13
    endmodule
```

load_hazard模块用于判断是否产生数据冲突的特例,即当前EX阶段和ID阶段发生数据冲突(判断类似上面),但是EX阶段的指令是load指令,这时forwarding无法解决冲突,需要让指令bubble一个周期,并输出Load_hazard信号.

PC_choose模块

```
`include "Lab4.vh"
2
    module PC choose(
3
    input wire[31:0] EX_PC,
4
    input wire[31:0] EX_Imm,
    input wire[31:0] ALU_out,
    input wire zero,
7
    input wire EX_Branch,
8
    input wire EX_Jump,
9
    input wire EX_jump_choose,
    output wire change,
10
11
    output wire[31:0] PC_jump
12
    wire[31:0] PC_add_4=EX_PC+4;
13
    wire[31:0] PC_imm=EX_Imm+EX_PC;
14
15
    wire Branch_final;
    assign Branch_final=EX_Branch&zero;
16
    wire[31:0] PC_branch=Branch_final?PC_imm:PC_add_4;
17
18
    assign PC_jump=EX_Jump?((EX_jump_choose==`JUMP_ALU)?ALU_out:PC_imm):PC_branch;
19
    assign change=EX_Jump||Branch_final;
20
    endmodule
```

PC_choose模块的作用类似单周期SCPU的下面部分:



PC_control 模块

```
module PC_control (
2
        input wire [31:0] PC,
        input wire [31:0] ID_PC,
3
        input wire [31:0] PC_jump,
5
        input wire Load_hazard,
        input wire change,
6
7
        output wire [31:0] PC_out,
8
        output wire ID_pass
9
    );
10
      wire change_hazard = change && PC_jump != ID_PC;
      assign PC_out = change_hazard ? PC_jump : Load_hazard ? ID_PC : PC + 4;
11
12
      assign ID_pass = Load_hazard || change_hazard;
13
    endmodule
```

PC_control模块用于控制下一条指令的地址,并输出是否需要bubble的信号ID_pass.通过change和PC_jump与ID_PC的比较来判断是否产生分支冲突,并产生change_hazard分支冲突信号,并且根据change_hazard和Load_hazard来选择下一条指令的地址,输出实现bubble信号ID_pass.

bubble模块

```
`include "Lab4.vh"
1
2
    module bubble(
3
        input wire ID_pass,
        input wire[3:0] EX_wea_in_temp,
5
        input wire EX_RegWrite_in_temp,
6
        input wire EX_Jump_in_temp,
7
        input wire EX_Branch_in_temp,
        output wire[3:0] EX wea in,
9
        output wire EX_RegWrite_in,
        output wire EX Jump in,
10
11
        output wire EX_Branch_in
12
    );
13
    assign EX wea in = ID pass?4'b0:EX wea in temp;
    assign EX_RegWrite_in = ID_pass?1'b0:EX_RegWrite_in_temp;
14
    assign EX_Jump_in = ID_pass?1'b0:EX_Jump_in_temp;
15
    assign EX_Branch_in = ID_pass?1'b0:EX_Branch_in_temp;
16
    endmodule
17
```

bubble模块用于控制是否关闭ID阶段指令下一个阶段的的写入和跳转操作,当ID_pass为真时,关闭ID阶段指令的写入和跳转操作,否则保持原样.

Rd choose模块

```
1
    `include "Lab4.vh"
2
    module Rd_choose (
3
        input wire [31:0] EX_PC,
4
        input wire [31:0] EX_Imm,
5
        input wire [31:0] ALU_out,
        input wire [31:0] mem out,
7
        input wire [31:0] MEM_Rd_data,
        input wire [ 1:0] EX_MemtoReg,
8
9
        input wire [ 1:0] MEM_MemtoReg,
10
        output wire [31:0] MEM_Rd_data_in,
11
        output wire [31:0] WB_Rd_data_in
12
    );
13
      wire [31:0] PC_add_4 = EX_PC + 4;
14
      wire [31:0] PC_imm = EX_Imm + EX_PC;
15
      assign MEM_Rd_data_in=
16
                EX_MemtoReg==`MEM2REG_ALU?ALU_out:
                EX_MemtoReg==`MEM2REG_PC_PLUS?PC_add_4:
17
18
                EX_MemtoReg==`MEM2REG_IMM_PC?PC_imm:32'b0;
19
      assign WB_Rd_data_in = MEM_MemtoReg == `MEM2REG_MEM ? mem_out : MEM_Rd_data;
20
    endmodule
```

Rd_choose模块主要控制目的寄存器写入的值,用于选择MEM阶段的输出值和WB阶段的输出值作为MEM阶段的输入值和WB阶段的输入值,并且根据EX_MemtoReg和MEM_MemtoReg来选择ALU的输出值,PC+4,立即数和MEM阶段的输出值作为MEM阶段的输入值,并且根据MEM_MemtoReg来选择MEM阶段的目的寄存器输出值和MEM阶段的内存输出值作为WB阶段的输入值.

RAM_shift模块

```
`include "Lab4.vh"
2
    module RAM_shift(
    input wire [31:0] MEM Addr out,
    input wire [31:0] MEM_Data_out,
    input wire [3:0]MEM_wea,
    input wire [31:0] Data_in,
    output wire [31:0] Data_out,
    output wire [31:0] Data_in_shift,
    output wire [31:0] Addr_out,
    output wire MemRW,
11
    output wire[3:0] wea
12
13
     assign MemRW = |wea;
14
      assign wea = MEM wea << (MEM Addr out % 4);
15
     assign Data_out = MemRW ? (MEM_Data_out << ((MEM_Addr_out % 4) << 3)) : MEM_Data_out;
16
      assign Data_in_shift = Data_in >> ((MEM_Addr_out % 4) << 3);</pre>
      assign Addr_out={MEM_Addr_out[31:2],2'b00};
17
    endmodule
18
```

用于控制输出的对齐,因为该RAM寄存器的地址是字节地址.

PipelineRegs模块

```
`include "Lab4.vh"
 2
    module PipelineReg(
 3
        input clk,
 4
        input rst,
        input [31:0] inst in,
 6
        input [31:0] PC_in,
 7
        input [31:0] Imm_in,
 8
        input [31:0] Rd_data_in,
        input [`IMM_SEL_WIDTH-1:0] ImmSell_in,
10
        input [`MEM2REG_WIDTH-1:0] MemtoReg_in,
11
        input ALUSrc_B_in,
12
        input Jump_in,
13
        input Branch_in,
14
        input RegWrite_in,
        input [`ALU_OP_WIDTH-1:0] ALU_Control_in,
15
16
        input sign_in,
17
        input [1:0] byte_n_in,
18
        input jump_choose_in,
19
        input [31:0] Rs1_data_in,
         input [31:0] Rs2_data_in,
20
```

```
21
         input [4:0] Rd_addr_in,
22
         input [3:0] wea_in,
23
         input [31:0] Data_out_in,
24
         input [31:0] Addr_out_in,
25
         input [4:0] Rs1_addr_in,
26
         input [4:0] Rs2_addr_in,
27
         output reg [31:0] inst,
28
         output reg [31:0] PC,
29
         output reg [31:0] Imm,
30
         output reg [31:0] Rd_data,
         output reg [`IMM_SEL_WIDTH-1:0] ImmSell,
31
32
         output reg [`MEM2REG_WIDTH-1:0] MemtoReg,
33
         output reg ALUSrc B,
34
         output reg Jump,
35
         output reg Branch,
36
         output reg RegWrite,
37
         output reg [`ALU_OP_WIDTH-1:0] ALU_Control,
38
         output reg sign,
39
         output reg [1:0] byte_n,
         output reg jump_choose,
40
41
         output reg [31:0] Rs1_data,
42
         output reg [31:0] Rs2_data,
43
         output reg [4:0] Rd_addr,
44
         output reg [3:0] wea,
45
         output reg [31:0] Data_out,
46
         output reg [31:0] Addr_out,
47
         output reg [4:0] Rs1_addr,
48
         output reg [4:0] Rs2 addr
49
    );
50
         always @(posedge clk or posedge rst) begin
51
             if (rst) begin
                 inst <= 32'h000000033;</pre>
52
53
                 PC <= 32'h0;
                  Imm <= 32'h0;
54
55
                 Rd_data <= 32'h0;
56
                 ImmSell <= 3'b0;</pre>
57
                 MemtoReg <= 4'b0;</pre>
58
                 ALUSrc B <= 1'b0;
59
                  Jump <= 1'b0;
60
                 Branch <= 1'b0;
                  RegWrite <= 1'b0;
61
62
                 ALU Control <= 4'b0;
63
                  sign <= 1'b0;
                  byte_n <= 2'b0;
64
65
                  jump_choose <= 2'b0;</pre>
66
                 Rs1_data <= 32'h0;
67
                  Rs2 data <= 32'h0;
68
                  Rd_addr <= 5'b0;
                  wea <= 4'b0;
69
70
                  Data_out <= 32'h0;
71
                 Addr out <= 32'h0;
72
                  Rs1_addr <= 4'h0;
73
                  Rs2_addr <= 4'h0;
74
             end else begin
75
                 inst <= inst_in;</pre>
76
                  PC <= PC in;
                  Imm <= Imm_in;</pre>
77
78
                 Rd_data <= Rd_data_in;</pre>
```

```
79
                    ImmSell <= ImmSell in;</pre>
80
                   MemtoReg <= MemtoReg in;</pre>
81
                    ALUSrc_B <= ALUSrc_B_in;
                    Jump <= Jump_in;</pre>
82
83
                    Branch <= Branch_in;</pre>
                    RegWrite <= RegWrite in;</pre>
84
85
                   ALU_Control <= ALU_Control_in;
                    sign <= sign_in;</pre>
86
87
                    byte_n <= byte_n_in;</pre>
88
                    jump_choose <= jump_choose_in;</pre>
                    Rs1 data <= Rs1 data in;
89
90
                    Rs2_data <= Rs2_data_in;
91
                    Rd addr <= Rd addr in;
92
                   wea <= wea_in;</pre>
                    Data_out <= Data_out_in;</pre>
93
94
                   Addr_out <= Addr_out_in;
95
                    Rs1_addr <= Rs1_addr_in;</pre>
96
                    Rs2_addr <= Rs2_addr_in;
97
              end
98
          end
99
     endmodule
```

PipelineReg模块用于存储每个阶段的中间量,并且在时钟上升沿时更新,在复位时清零.

其余模块

Controler,ALU,extend,ImmGen,Regs等模块与单周期CPU的相同,不再赘述. Controler模块:

```
1
    // RISC-V Controler
    `include "Lab4.vh"
2
3
    module Controler (
 4
         input wire [4:0] OPcode,
 5
         input wire MIO_ready,
         input wire [6:0] Fun7,
 6
 7
         input wire [2:0] Fun3,
 8
        output reg CPU_MIO,
         output reg [3:0] wea,
9
         output reg [`IMM_SEL_WIDTH-1:0] ImmSell,
10
11
         output reg [`MEM2REG_WIDTH-1:0] MemtoReg,
        output reg [`ALU_OP_WIDTH-1:0] ALU_Control,
12
13
         output reg ALUSrc_B,
14
         output reg Jump,
15
         output reg Branch,
16
        output reg RegWrite,
17
         output reg sign,
18
         output reg [1:0] byte_n,
        output reg jump_choose
19
20
    );
      always @(*) begin
21
22
         case (OPcode)
23
           `OPCODE_ALU: begin
             CPU_MIO <= 1'b0;
24
25
             wea <= `WEA_READ;</pre>
```

```
26
             ImmSell <= 3'b0;</pre>
27
             MemtoReg <= `MEM2REG ALU;</pre>
28
             case (Fun3)
                `FUNC ADD: ALU Control <= Fun7[5] ? `ALU OP SUB : `ALU OP ADD;
29
                `FUNC_SL: ALU_Control <= `ALU_OP_SLL;
30
                `FUNC_SLT: ALU_Control <= `ALU_OP_SLT;
31
32
                `FUNC_SLTU: ALU_Control <= `ALU_OP_SLTU;
                `FUNC_XOR: ALU_Control <= `ALU_OP_XOR;
33
                `FUNC_OR: ALU_Control <= `ALU_OP_OR;
34
35
                `FUNC_AND: ALU_Control <= `ALU_OP_AND;
                `FUNC_SR: ALU_Control <= Fun7[5] ? `ALU_OP_SRA : `ALU_OP_SRL;
36
37
                default: ALU_Control <= 4'b0;</pre>
38
             endcase
39
             ALUSrc_B <= 1'b0;
             Jump <= 1'b0;
40
41
             Branch <= 1'b0;
             RegWrite <= 1'b1;</pre>
42
43
             sign <= 1'b0;
44
             byte_n <= `WORD;</pre>
             jump choose <= `JUMP PC IMM;</pre>
45
46
           end
           `OPCODE_ALU_IMM: begin
47
             CPU MIO <= 1'b0;
48
             wea <= `WEA READ;
49
50
             ImmSell <= `IMM_SEL_I;</pre>
             MemtoReg <= `MEM2REG_ALU;</pre>
51
52
             case (Fun3)
                `FUNC ADD: ALU Control <= `ALU OP ADD;
53
                `FUNC_SL: ALU_Control <= `ALU_OP_SLL;
54
55
                `FUNC_SLT: ALU_Control <= `ALU_OP_SLT;
                `FUNC_SLTU: ALU_Control <= `ALU_OP_SLTU;
56
                `FUNC XOR: ALU Control <= `ALU OP XOR;
57
                `FUNC OR: ALU Control <= `ALU OP OR;
58
                `FUNC_AND: ALU_Control <= `ALU_OP_AND;
59
                `FUNC_SR: ALU_Control <= Fun7[5] ? `ALU_OP_SRA : `ALU_OP_SRL;
60
                default: ALU_Control <= 4'b0;</pre>
61
62
             endcase
             ALUSrc B <= 1'b1;
63
             Jump <= 1'b0;
64
65
             Branch <= 1'b0;
             RegWrite <= 1'b1;</pre>
66
             sign <= 1'b1;
67
68
             byte_n <= `WORD;</pre>
             jump_choose <= `JUMP_PC_IMM;</pre>
69
70
           end
71
           `OPCODE_LOAD: begin
72
             CPU MIO <= 1'b1;
73
             wea <= `WEA_READ;</pre>
             ImmSell <= `IMM_SEL_I;</pre>
             MemtoReg <= `MEM2REG_MEM;</pre>
75
76
             ALU Control <= 4'b0;
77
             ALUSrc_B <= 1'b1;
             Jump <= 1'b0;
79
             Branch <= 1'b0;
80
             RegWrite <= 1'b1;</pre>
             sign <= ~(Fun3 == `FUNC BYTE UNSIGNED || Fun3 == `FUNC HALF UNSIGNED);</pre>
81
82
             case (Fun3)
83
                `FUNC_BYTE, `FUNC_BYTE_UNSIGNED: byte_n <= `BYTE;
```

```
84
                 `FUNC HALF, `FUNC HALF UNSIGNED: byte n <= `HALF;
 85
                 `FUNC WORD: byte n <= `WORD;
                 default: byte_n <= `WORD;</pre>
 86
 87
               endcase
               jump_choose <= `JUMP_PC_IMM;</pre>
 88
 89
 90
             `OPCODE_STORE: begin
 91
               CPU_MIO <= 1'b1;
 92
               case (Fun3)
 93
                 `FUNC BYTE: wea <= `WEA BYTE;
 94
                 `FUNC_HALF: wea <= `WEA_HALF;
 95
                 `FUNC_WORD: wea <= `WEA_WORD;
                 default: wea <= `WEA READ;</pre>
 96
 97
               endcase
 98
               ImmSell <= `IMM SEL S;</pre>
 99
               MemtoReg <= `MEM2REG_MEM;</pre>
100
               ALU_Control <= 4'b0;
101
               ALUSrc B <= 1'b1;
102
               Jump <= 1'b0;
103
               Branch <= 1'b0;
104
               RegWrite <= 1'b0;
105
               sign <= 1'b1;
106
               byte n <= `WORD;</pre>
107
               jump choose <= `JUMP PC IMM;</pre>
108
             end
             `OPCODE_BRANCH: begin
109
               CPU_MIO <= 1'b0;
110
               wea <= `WEA_READ;</pre>
111
112
               ImmSell <= `IMM_SEL_B;</pre>
113
               MemtoReg <= `MEM2REG_ALU;</pre>
114
               case (Fun3)
                 `FUNC EQ: ALU Control <= `ALU OP SUB;
115
                 `FUNC NE: ALU Control <= `ALU OP EQ;
116
                 `FUNC_LT: ALU_Control <= `ALU_OP_SGE;
117
118
                 `FUNC_GE: ALU_Control <= `ALU_OP_SLT;
119
                 `FUNC_LTU: ALU_Control <= `ALU_OP_SGEU;
120
                 `FUNC GEU: ALU Control <= `ALU OP SLTU;
121
                 default:
                             ALU Control <= 4'b0;
122
               endcase
123
               ALUSrc_B <= 1'b0;
               Jump <= 1'b0;
124
125
               Branch <= 1'b1:
126
               RegWrite <= 1'b0;</pre>
127
               sign <= 1'b1;
128
               byte_n <= `WORD;</pre>
129
             end
130
             `OPCODE JAL: begin
131
               CPU_MIO <= 1'b0;
               wea <= `WEA_READ;</pre>
132
               ImmSell <= `IMM_SEL_J;</pre>
133
               jump_choose <= `JUMP_PC IMM;</pre>
134
               MemtoReg <= `MEM2REG_PC_PLUS;</pre>
135
               ALU_Control <= `ALU_OP_ADD;</pre>
136
137
               ALUSrc_B <= 1'b1;
138
               Jump <= 1'b1;
139
               Branch <= 1'b0;
               RegWrite <= 1'b1;</pre>
140
141
               sign <= 1'b1;
```

```
142
                byte_n <= `WORD;</pre>
143
             end
144
              `OPCODE_JALR: begin
145
                CPU MIO <= 1'b0;
                wea <= `WEA_READ;</pre>
146
147
                ImmSell <= `IMM_SEL_I;</pre>
148
                MemtoReg <= `MEM2REG_PC_PLUS;</pre>
                ALU_Control <= `ALU_OP_ADD;</pre>
149
                ALUSrc_B <= 1'b1;
150
151
                Jump <= 1'b1;
152
                Branch <= 1'b0;
153
                RegWrite <= 1'b1;</pre>
154
                sign <= 1'b1;
                byte_n <= `WORD;</pre>
155
156
                jump choose <= `JUMP ALU;</pre>
157
             end
              `OPCODE_LUI: begin
158
159
                CPU MIO <= 1'b0;
                wea <= `WEA_READ;</pre>
160
161
                ImmSell <= `IMM SEL U;</pre>
162
                MemtoReg <= `MEM2REG_ALU;</pre>
163
                ALU_Control <= `ALU_OP_R2;</pre>
164
                ALUSrc B <= 1'b1;
165
                Jump <= 1'b0;
166
                Branch <= 1'b0;
                RegWrite <= 1'b1;</pre>
167
                sign <= 1'b1;
168
169
                byte n <= `WORD;</pre>
170
                jump choose <= `JUMP PC IMM;</pre>
171
             end
              `OPCODE_AUIPC: begin
172
                CPU MIO <= 1'b0;
173
                wea <= `WEA_READ;</pre>
174
                ImmSell <= `IMM_SEL_U;</pre>
175
176
                MemtoReg <= `MEM2REG_IMM_PC;</pre>
177
                ALU_Control <= `ALU_OP_ADD;</pre>
178
                ALUSrc B <= 1'b1;
179
                Jump <= 1'b0;
                Branch <= 1'b0;
180
181
                RegWrite <= 1'b1;</pre>
182
                sign <= 1'b1;
183
                byte_n <= `WORD;</pre>
                jump_choose <= `JUMP_PC_IMM;</pre>
184
185
             end
              `OPCODE_PASS: begin
186
                CPU_MIO <= 1'b0;
187
188
                wea <= `WEA READ;
                ImmSell <= `IMM_SEL_I;</pre>
189
                MemtoReg <= `MEM2REG_ALU;</pre>
190
                ALU_Control <= 4'b0;
191
                ALUSrc B <= 1'b0;
192
193
                Jump <= 1'b0;
194
                Branch <= 1'b0;
195
                RegWrite <= 1'b0;</pre>
196
                sign <= 1'b1;
197
                byte n <= `WORD;</pre>
                jump_choose <= `JUMP_PC_IMM;</pre>
198
199
             end
```

```
200 endcase
201 end
202 endmodule
```

ALU模块:

```
1
    `timescale 1ns / 1ps
2
    module ALU (
3
        input [31:0] A,
4
        input [31:0] B,
5
        input [ 3:0] ALU_operation,
6
        output [31:0] res,
7
        output
                       zero
8
9
      wire signed [31:0] A_s = $signed(A);
10
      wire signed [31:0] B_s = $signed(B);
      wire [31:0] A_u = $unsigned(A);
11
12
      wire [31:0] B_u = \sup(B);
      wire [31:0] result0 = A s + B s;
13
      wire [31:0] result1 = A_s - B_s;
14
15
      wire [31:0] result2 = A << B[4:0];
16
      wire [31:0] result3 = (A_s < B_s) ? 32'b1 : 32'b0;
17
      wire [31:0] result4 = (A_u < B_u) ? 32'b1 : 32'b0;
18
      wire [31:0] result5 = A ^ B;
19
      wire [31:0] result6 = A >> B[4:0];
      wire [31:0] result7 = A_s >>> B_s[4:0];
20
21
      wire [31:0] result8 = A | B;
22
      wire [31:0] result9 = A & B;
      wire [31:0] result10 = ~|result1;
23
24
      wire [31:0] result11 = ~ | result3;
25
      wire [31:0] result12 = ~ result4;
26
      wire [31:0] result13 = B;
27
      assign res = (ALU_operation==4'b0000)?result0:
28
                     (ALU operation==4'b0001)?result1:
29
                     (ALU operation==4'b0010)?result2:
30
                     (ALU_operation==4'b0011)?result3:
31
                     (ALU_operation==4'b0100)?result4:
32
                     (ALU_operation==4'b0101)?result5:
33
                     (ALU_operation==4'b0110)?result6:
                     (ALU operation==4'b0111)?result7:
34
35
                     (ALU_operation==4'b1000)?result8:
36
                     (ALU_operation==4'b1001)?result9:
37
                     (ALU_operation==4'b1010)?result10:
                     (ALU operation==4'b1011)?result11:
38
39
                     (ALU_operation==4'b1100)?result12:
40
                     (ALU_operation==4'b1101)?result13:
41
                     32'b0;
42
      assign zero = \sim(|res) ? 1'b1 : 1'b0;
43
    endmodule
```

extend模块:

```
`include "Lab4.vh"
2
    module extend (
 3
        input wire [1:0] byte_n,
4
        input wire [31:0] in,
 5
        input wire sign,
 6
        output [31:0] mem data
7
    );
8
      assign mem_data=byte_n==`WORD?in:
                      byte\_n == `HALF?(sign?\{\{16\{in[15]\}\}, in[15:0]\} : \{16'b0, in[15:0]\}):
9
10
                      byte_n==`BYTE?(sign?{{24{in[7]}},in[7:0]}:{24'b0,in[7:0]})
11
12
    endmodule
```

ImmGen模块:

```
`include "Lab4.vh"
 2
    module ImmGen (
 3
        input wire [`IMM_SEL_WIDTH-1:0] ImmSell,
 4
        input wire [31:0] inst_field,
 5
        input wire sign,
 6
        output wire [31:0] Imm
 7
8
      wire [31:0] I_Imm, S_Imm, B_Imm, J_Imm, U_Imm;
      assign I_Imm = sign ? {{20{inst_field[31]}}}, inst_field[31:20]} : {20'b0,
    inst_field[31:20]};
10
      assign S Imm = sign?{{20{inst field[31]}}}, inst field[31:25], inst field[11:7]}:{20'b0,
    inst_field[31:25], inst_field[11:7]};
     assign B_Imm = sign?{{19{inst_field[31]}}, inst_field[31], inst_field[7],
11
    inst_field[30:25], inst_field[11:8], 1'b0}:{19'b0, inst_field[31], inst_field[7],
    inst_field[30:25], inst_field[11:8], 1'b0};
12
      assign J_Imm = sign?{{11{inst_field[31]}}, inst_field[19:12], inst_field[20],
13
    inst_field[30:21], 1'b0}:{10'b0,inst_field[31],inst_field[19:12], inst_field[20],
    inst_field[30:21], 1'b0};
14
      assign U_Imm = {inst_field[31:12], 12'b0};
      assign Imm = (ImmSell == `IMM_SEL_I) ? I_Imm :
15
                     (ImmSell == `IMM_SEL_S) ? S_Imm :
16
                     (ImmSell == `IMM_SEL_B) ? B_Imm :
17
                     (ImmSell == IMM_SEL_J) ? J_Imm :
18
19
                     (ImmSell == IMM_SEL_U) ? U_Imm : 32'b0;
20
    endmodule
21
```

Regs模块:

```
1
    `timescale 1ns / 1ps
2
    module Regs (
 3
         input clk,
4
         input rst,
        input [4:0] Rs1_addr,
 5
 6
         input [4:0] Rs2_addr,
 7
        input [4:0] Wt_addr,
        input [31:0] Wt_data,
8
9
        input RegWrite,
        output [31:0] Rs1_data,
10
11
         output [31:0] Rs2_data,
```

```
12
        output reg [31:0] Reg00,
13
        output reg [31:0] Reg01,
14
        output reg [31:0] Reg02,
15
        output reg [31:0] Reg03,
        output reg [31:0] Reg04,
16
17
        output reg [31:0] Reg05,
18
        output reg [31:0] Reg06,
        output reg [31:0] Reg07,
19
20
        output reg [31:0] Reg08,
21
        output reg [31:0] Reg09,
22
        output reg [31:0] Reg10,
23
        output reg [31:0] Reg11,
        output reg [31:0] Reg12,
24
25
        output reg [31:0] Reg13,
        output reg [31:0] Reg14,
26
27
        output reg [31:0] Reg15,
28
        output reg [31:0] Reg16,
29
        output reg [31:0] Reg17,
30
        output reg [31:0] Reg18,
31
        output reg [31:0] Reg19,
32
        output reg [31:0] Reg20,
33
        output reg [31:0] Reg21,
34
        output reg [31:0] Reg22,
35
        output reg [31:0] Reg23,
36
        output reg [31:0] Reg24,
37
        output reg [31:0] Reg25,
38
        output reg [31:0] Reg26,
39
        output reg [31:0] Reg27,
40
        output reg [31:0] Reg28,
41
        output reg [31:0] Reg29,
42
        output reg [31:0] Reg30,
43
        output reg [31:0] Reg31
44
    );
      always @(posedge clk or posedge rst) begin
45
46
        if (rst == 1'b1) begin
47
          Reg00 <= 32'b0;
48
          Reg01 <= 32'b0;
49
           Reg02 <= 32'b0;
50
           Reg03 <= 32'b0;
51
          Reg04 <= 32'b0;
          Reg05 <= 32'b0;
52
53
          Reg06 <= 32'b0;
54
          Reg07 <= 32'b0;
           Reg08 <= 32'b0;
55
56
          Reg09 <= 32'b0;
57
          Reg10 <= 32'b0;
58
          Reg11 <= 32'b0;
59
           Reg12 <= 32'b0;
           Reg13 <= 32'b0;
60
61
          Reg14 <= 32'b0;
62
          Reg15 <= 32'b0;
63
           Reg16 <= 32'b0;
64
          Reg17 <= 32'b0;
65
           Reg18 <= 32'b0;
66
          Reg19 <= 32'b0;
67
          Reg20 <= 32'b0;
           Reg21 <= 32'b0;
68
          Reg22 <= 32'b0;
69
```

```
70
            Reg23 <= 32'b0;
 71
            Reg24 <= 32'b0;
 72
            Reg25 <= 32'b0;
 73
            Reg26 <= 32'b0;
            Reg27 <= 32'b0;
 74
 75
            Reg28 <= 32'b0;
 76
            Reg29 <= 32'b0;
 77
            Reg30 <= 32'b0;
 78
            Reg31 <= 32'b0;
 79
          end else if (RegWrite == 1'b1) begin
            case (Wt addr)
 80
 81
              5'b00000: Reg00 <= 32'b0;
 82
              5'b00001: Reg01 <= Wt data;
              5'b00010: Reg02 <= Wt data;
 83
              5'b00011: Reg03 <= Wt data;
 84
 85
              5'b00100: Reg04 <= Wt_data;
              5'b00101: Reg05 <= Wt_data;
 86
 87
              5'b00110: Reg06 <= Wt data;
 88
              5'b00111: Reg07 <= Wt data;
              5'b01000: Reg08 <= Wt data;
 89
 90
              5'b01001: Reg09 <= Wt_data;
              5'b01010: Reg10 <= Wt_data;
 91
 92
              5'b01011: Reg11 <= Wt data;
 93
              5'b01100: Reg12 <= Wt data;
 94
              5'b01101: Reg13 <= Wt_data;
              5'b01110: Reg14 <= Wt_data;
 95
              5'b01111: Reg15 <= Wt_data;
 96
 97
              5'b10000: Reg16 <= Wt data;
 98
              5'b10001: Reg17 <= Wt data;
 99
              5'b10010: Reg18 <= Wt_data;
              5'b10011: Reg19 <= Wt_data;
100
              5'b10100: Reg20 <= Wt data;
101
102
              5'b10101: Reg21 <= Wt data;
103
              5'b10110: Reg22 <= Wt_data;
104
              5'b10111: Reg23 <= Wt_data;
              5'b11000: Reg24 <= Wt_data;
105
106
              5'b11001: Reg25 <= Wt data;
107
              5'b11010: Reg26 <= Wt data;
108
              5'b11011: Reg27 <= Wt_data;
109
              5'b11100: Reg28 <= Wt_data;
              5'b11101: Reg29 <= Wt_data;
110
111
              5'b11110: Reg30 <= Wt data;
112
              5'b11111: Reg31 <= Wt_data;
113
            endcase
114
          end
115
        end
116
        assign Rs1 data = (Rs1 addr==5'b00000)?Reg00:
117
                             (Rs1_addr==5'b00001)?Reg01:
118
                             (Rs1_addr==5'b00010)?Reg02:
                             (Rs1_addr==5'b00011)?Reg03:
119
                             (Rs1 addr==5'b00100)?Reg04:
120
121
                             (Rs1_addr==5'b00101)?Reg05:
                             (Rs1_addr==5'b00110)?Reg06:
122
123
                             (Rs1_addr==5'b00111)?Reg07:
                             (Rs1_addr==5'b01000)?Reg08:
124
125
                             (Rs1 addr==5'b01001)?Reg09:
                             (Rs1 addr==5'b01010)?Reg10:
126
                             (Rs1_addr==5'b01011)?Reg11:
127
```

```
128
                             (Rs1 addr==5'b01100)?Reg12:
129
                             (Rs1 addr==5'b01101)?Reg13:
130
                             (Rs1_addr==5'b01110)?Reg14:
131
                             (Rs1 addr==5'b01111)?Reg15:
                             (Rs1 addr==5'b10000)?Reg16:
132
                             (Rs1 addr==5'b10001)?Reg17:
133
134
                             (Rs1_addr==5'b10010)?Reg18:
135
                             (Rs1_addr==5'b10011)?Reg19:
                             (Rs1 addr==5'b10100)?Reg20:
136
137
                             (Rs1 addr==5'b10101)?Reg21:
                             (Rs1 addr==5'b10110)?Reg22:
138
139
                             (Rs1_addr==5'b10111)?Reg23:
                             (Rs1 addr==5'b11000)?Reg24:
140
                             (Rs1 addr==5'b11001)?Reg25:
141
142
                             (Rs1 addr==5'b11010)?Reg26:
143
                             (Rs1_addr==5'b11011)?Reg27:
                             (Rs1_addr==5'b11100)?Reg28:
144
145
                             (Rs1 addr==5'b11101)?Reg29:
                             (Rs1 addr==5'b11110)?Reg30:
146
147
                             (Rs1 addr==5'b11111)?Reg31:32'b0;
        assign Rs2_data = (Rs2_addr==5'b00000)?Reg00:
148
                             (Rs2_addr==5'b00001)?Reg01:
149
150
                             (Rs2 addr==5'b00010)?Reg02:
151
                             (Rs2 addr==5'b00011)?Reg03:
                             (Rs2 addr==5'b00100)?Reg04:
152
                             (Rs2_addr==5'b00101)?Reg05:
153
                             (Rs2 addr==5'b00110)?Reg06:
154
                             (Rs2 addr==5'b00111)?Reg07:
155
156
                             (Rs2 addr==5'b01000)?Reg08:
                             (Rs2 addr==5'b01001)?Reg09:
157
                             (Rs2_addr==5'b01010)?Reg10:
158
                             (Rs2 addr==5'b01011)?Reg11:
159
                             (Rs2 addr==5'b01100)?Reg12:
160
161
                             (Rs2 addr==5'b01101)?Reg13:
162
                             (Rs2_addr==5'b01110)?Reg14:
                             (Rs2 addr==5'b01111)?Reg15:
163
164
                             (Rs2 addr==5'b10000)?Reg16:
165
                             (Rs2 addr==5'b10001)?Reg17:
166
                             (Rs2 addr==5'b10010)?Reg18:
167
                             (Rs2_addr==5'b10011)?Reg19:
                            (Rs2_addr==5'b10100)?Reg20:
168
169
                             (Rs2 addr==5'b10101)?Reg21:
170
                             (Rs2_addr==5'b10110)?Reg22:
                             (Rs2_addr==5'b10111)?Reg23:
171
                             (Rs2_addr==5'b11000)?Reg24:
172
                            (Rs2 addr==5'b11001)?Reg25:
173
174
                             (Rs2 addr==5'b11010)?Reg26:
                            (Rs2_addr==5'b11011)?Reg27:
175
176
                             (Rs2_addr==5'b11100)?Reg28:
                             (Rs2_addr==5'b11101)?Reg29:
177
                            (Rs2 addr==5'b11110)?Reg30:
178
179
                            (Rs2_addr==5'b11111)?Reg31:32'b0;
180
      endmodule
```

仿真结果

编写验收代码

仿真激励代码:

```
1
   `timescale 1ns / 1ps
    `include "../../project_1.src/sources_1/new/Lab4.vh"
 2
3
   // module SCPU (
         `RegFile_Regs_Outputs
4
5
    //
         input clk,
   //
         input rst,
6
    //
7
         input MIO ready,
8
    // input [31:0] inst_in,
9
    // input [31:0] Data_in,
10
    //
       output CPU_MIO,
   // output MemRW,
11
    //
         output wire [31:0] PC out,
12
    // output [31:0] Data_out,
13
   // output [31:0] Addr_out,
14
15
    //
         output wire [3:0] wea,
16
   //
         output wire ID pass
    // );
17
    // U2 U2 (
18
19
        // .a (U1_PC_out[11:2]),
             .spo(U2_spo)
20
21
   // );
22
    module Pipeline(
        );
23
24
        reg clk fast=0;
25
        always #1 clk_fast=~clk_fast;
26
        reg clk=0;
27
        always #5 clk=~clk;
28
        reg rst=0;
29
        reg MIO_ready=0;
        wire [31:0] inst in;
30
31
        wire [31:0] Data_in;
32
        wire CPU_MIO;
33
        wire MemRW;
34
        wire [31:0] PC_out;
35
        wire [3:0] wea;
36
        wire [31:0] Data_out;
37
        wire [31:0] Addr_out;
        `RegFile_Regs_Declaration
38
39
        wire ID_pass;
40
        wire Load_hazard;
41
        wire[31:0] PC_jump;
42
        wire [31:0] PC_in;
43
        wire change;
44
        wire try;
45
        wire zero;
46
        wire Branch_final;
47
        wire [4:0] Rs1_addr;
48
        wire [4:0] Rs2_addr;
49
        wire Rs1_ID_EX_hazard;
50
        wire Rs2_ID_EX_hazard;
```

```
51
          wire Rs1 EX MEM hazard;
 52
          wire Rs2 EX MEM hazard;
 53
          wire Rs1_EX_WB_hazard;
 54
          wire Rs2 EX WB hazard;
          `ID_PipelineReg_declaration;
 55
          `EX_PipelineReg_declaration;
 56
 57
          wire [31:0] adder_1;
 58
          wire [31:0] adder_2;
          `MEM_PipelineReg_declaration;
 59
 60
          `WB_PipelineReg_declaration;
          SCPU U0 (
 61
 62
              `RegFile_Regs_Arguments
 63
              .clk(clk),
              .rst(rst),
 64
 65
              // .Load hazard(Load hazard),
 66
              .MIO_ready(MIO_ready),
 67
              .inst_in(inst_in),
 68
              .Data_in(Data_in),
 69
              .CPU MIO(CPU MIO),
 70
              .MemRW(MemRW),
 71
              .PC_out(PC_out),
 72
              .Data_out(Data_out),
 73
              .Addr_out(Addr_out),
 74
              .wea(wea),
 75
              // .ID_pass(ID_pass),
 76
              // .PC_jump(PC_jump),
 77
              // .PC_in(PC_in),
 78
              // .change(change),
 79
              // .try(try),
 80
              // .adder_2(adder_2),
              // .adder_1(adder_1),
 81
 82
              // .zero(zero),
              // .Branch final(Branch final),
 83
 84
              // .Rs1_addr(Rs1_addr),
 85
              // .Rs2_addr(Rs2_addr),
              // .Rs1_ID_EX_hazard(Rs1_ID_EX_hazard),
 86
 87
              // .Rs2 ID EX hazard(Rs2 ID EX hazard),
 88
              // .Rs1 EX MEM hazard(Rs1 EX MEM hazard),
              // .Rs2_EX_MEM_hazard(Rs2_EX_MEM_hazard),
 89
 90
              // .Rs1_EX_WB_hazard(Rs1_EX_WB_hazard),
 91
              // .Rs2_EX_WB_hazard(Rs2_EX_WB_hazard),
 92
              `ID PipelineReg Input
 93
              // `EX_PipelineReg_Input,
              // `MEM_PipelineReg_Input,
 94
              // `WB_PipelineReg_Input
 95
 96
          );
 97
          U2 U1
 98
              .a(PC_out[11:2]),
 99
100
              .spo(inst_in)
101
          );
            RAM_B U3 (
102
            .clka (~clk_fast),
103
104
            .wea (wea),
105
            .addra(Addr_out[11:2]),
106
            .dina (Data out),
107
            .douta(Data_in)
108
        );
```

```
109
          initial begin
110
              #10;
111
              rst=1;
112
              #10;
113
              rst=0;
114
              #10;
115
          end
      endmodule
116
```

下面是ROM寄存器中提前烧录进去的指令

```
1
        auipc x1, 0
2
        j
              start
                               # 00
3
    dummy:
4
                               # 04
        nop
5
                               # 08
        nop
6
                               # 0C
        nop
7
        nop
                               # 10
8
                               # 14
        nop
9
                               # 18
        nop
10
                               # 1C
        nop
11
        j
              dummy
12
13
    start:
14
        bnez x1, dummy
15
        beq
              x0, x0, pass_0
16
        li
              x31, 0
        auipc x30, 0
17
18
        j
              dummy
19
    pass_0:
20
        li
              x31, 1
21
        bne
              x0, x0, dummy
22
        bltu x0, x0, dummy
23
        li
              x1, -1
                               # x1=FFFFFFF
24
        xori x3, x1, 1
                               # x3=FFFFFFE
25
        add
             x3, x3, x3
                               # x3=FFFFFFC
26
             x3, x3, x3
        add
                               # x3=FFFFFF8
27
        add
             x3, x3, x3
                               # x3=FFFFFFF0
28
        add
             x3, x3, x3
                               # x3=FFFFFFE0
29
        add
             x3, x3, x3
                               # x3=FFFFFC0
30
        add
             x3, x3, x3
                               # x3=FFFFFF80
             x3, x3, x3
31
                               # x3=FFFFFF00
        add
32
        add
             x3, x3, x3
                               # x3=FFFFFE00
33
        add
             x3, x3, x3
                               # x3=FFFFC00
              x3, x3, x3
34
        add
                               # x3=FFFFF800
35
        add
             x3, x3, x3
                               # x3=FFFFF000
             x3, x3, x3
36
                               # x3=FFFFE000
        add
37
        add
             x3, x3, x3
                               # x3=FFFFC000
38
        add
             x3, x3, x3
                               # x3=FFFF8000
             x3, x3, x3
39
        add
                               # x3=FFFF0000
                               # x3=FFFE0000
40
        add
             x3, x3, x3
             x3, x3, x3
41
        add
                               # x3=FFFC0000
42
        add
             x3, x3, x3
                               # x3=FFF80000
43
        add
             x3, x3, x3
                               # x3=FFF00000
             x3, x3, x3
44
        add
                               # x3=FFE00000
                               # x3=FFC00000
45
        add
             x3, x3, x3
                               # x3=FF800000
46
        add
              x3, x3, x3
```

```
47
         add
              x3, x3, x3
                               # x3=FF000000
 48
         add
              x3, x3, x3
                               # x3=FE000000
 49
         add
              x3, x3, x3
                               # x3=FC000000
50
         add
             x5, x3, x3
                               # x5=F8000000
 51
              x3, x5, x5
                               # x3=F0000000
         add
 52
         add
                               # x4=E0000000
              x4, x3, x3
 53
         add
              x6, x4, x4
                               # x6=C0000000
             x7, x6, x6
 54
         add
                               # x7=80000000
                               # x8=00000001
 55
         ori
             x8, zero, 1
 56
         ori x28, zero, 31
 57
         srl
              x29, x7, x28
                               # x29=00000001
 58
         auipc x30, 0
              x8, x29, dummy
 59
         bne
 60
         auipc x30, 0
         blt x8, x7, dummy
 61
 62
         sra x29, x7, x28
                               # x29=FFFFFFF
 63
         and x29, x29, x3
                               # x29=x3=F0000000
 64
         auipc x30, 0
 65
         bne x3, x29, dummy
              x29, x8
                               # x29=x8=00000001
 66
 67
         bltu x29, x7, pass_1 # unsigned 00000001 < 80000000
         auipc x30, 0
 68
 69
         j
               dummy
 70
 71
     pass_1:
 72
         nop
 73
         li
              x31, 2
 74
         sub x3, x6, x7
                               # x3=40000000
 75
         sub x4, x7, x3
                               # x4=40000000
 76
         slti x9, x0, 1
                               # x9=00000001
 77
         slt x10, x3, x4
         slt x10, x4, x3
                               # x10=00000000
 78
         auipc x30, 0
 79
 80
         beq
              x9, x10, dummy
                               # branch when x3 != x4
81
         srli x29, x3, 30
                               # x29=00000001
         beq x29, x9, pass_2
 82
 83
         auipc x30, 0
 84
               dummy
         j
 85
 86
    pass_2:
 87
         nop
 88
    # Test set-less-than
 89
        li x31, 3
         slti x10, x1, 3
                              # x10=00000001
 90
         slt x11, x5, x1
 91
                               # signed(0xF8000000) < -1
                            # x11=00000001
 92
 93
         slt x12, x1, x3
                               # x12=00000001
 94
         andi x10, x10, 0xff
         and x10, x10, x11
 95
 96
         and x10, x10, x12
                               # x10=00000001
         auipc x30, 0
 97
 98
         beqz x10, dummy
99
         sltu x10, x1, x8
                               # unsigned FFFFFFF < 00000001 ?</pre>
100
         auipc x30, 0
101
         bnez x10, dummy
102
         sltu x10, x8, x3
                               # unsigned 00000001 < F0000000 ?
         auipc x30, 0
103
         beqz x10, dummy
104
```


```
105
         sltiu x10, x1, 3
106
         auipc x30, 0
107
         bnez x10, dummy
         li
              x11, 1
108
109
         bne x10, x11, pass_3
         auipc x30, 0
110
111
              dummy
112
113
     pass_3:
114
         nop
         li
              x31, 4
115
116
              x11, x7, x3
                               # x11=C0000000
         beq x11, x6, pass 4
117
         auipc x30, 0
118
119
              dummy
         j
120
     pass_4:
121
122
         nop
123
         li
              x31, 5
124
              x18, 0x20
                               # base addr=00000020
125
    ### uncomment instr. below when simulating on venus
         # lui x18, 0x10000
                                # base addr=10000000
126
127
             x5, 0(x18)
                             # mem[0x20]=F8000000
         SW
128
             x4, 4(x18)
                              # mem[0x24]=40000000
         SW
129
         lw x27, 0(x18)
                             # x27=mem[0x20]=F8000000
         xor x27, x27, x5
130
                              # x27=00000000
                              # mem[0x20]=C0000000
131
         sw x6, 0(x18)
132
         lw x28, 0(x18)
                             # x28=mem[0x20]=C0000000
133
         xor x27, x6, x28
                              # x27=00000000
134
         auipc x30, 0
135
         bnez x27, dummy
136
         lui x20, 0xA0000
                              # x20=A0000000
137
         sw x20, 8(x18)
                             # mem[0x28]=A0000000
         lui x27, 0xFEDCB
138
                              # x27=FEDCB000
139
         srai x27, x27, 12
                              # x27=FFFFEDCB
         li x28, 8
140
141
         sll x27, x27, x28
                               # x27=FFEDCB00
142
         ori x27, x27, 0xff # x27=FFEDCBFF
              x29, 11(x18)
143
         lb
                              # x29=FFFFFFA0, little-endian, signed-ext
144
         and x27, x27, x29
                              # x27=FFEDCBA0
         sw x27, 8(x18)
                             # mem[0x28]=FFEDCBA0
145
146
         lhu x27, 8(x18)
                              # x27=0000CBA0
147
         lui x20, 0xFFFF0
                             # x20=FFFF0000
         and x20, x20, x27
                            # x20=00000000
148
         auipc x30, 0
149
         bnez x20, dummy
150
                              # check unsigned-ext
151
              x31, 6
         lbu x28, 10(x18)
152
                              # x28=000000ED
153
         lbu x29, 11(x18)
                              # x29=000000FF
         slli x29, x29, 8
154
                              # x29=0000FF00
         or x29, x29, x28
155
                              # x29=0000FFED
         slli x29, x29, 16
156
         or x29, x27, x29
157
                              # x29=FFEDCBA0
158
         lw x28, 8(x18)
                               # x28=FFEDCBA0
159
         auipc x30, 0
160
         bne x28, x29, dummy
         sw x0, 0(x18)
161
                               # mem[0x20]=00000000
162
         sh x27, 0(x18)
                               # mem[0x20]=0000CBA0
```

```
163
         li x28, 0xD0
164
         sb x28, 2(x18)
                               # mem[0x20]=00D0CBA0
         lw x28, 0(x18)
                               # x28=00D0CBA0
165
        li x29, 0x00D0CBA0
166
         auipc x30, 0
167
168
         bne x28, x29, dummy
         lh x27, 2(x18)
169
                               # x27=000000D0
         li x28, 0xD0
170
171
         auipc x30, 0
         bne x27, x28, dummy
172
173
174
    pass_5:
175
         li
              x31, 7
176
         auipc x30, 0
177
         bge x1, x0, dummy
                               # -1 >= 0 ?
         bge x8, x1, pass_6 \# 1 >= -1?
178
         auipc x30, 0
179
180
         j
              dummy
181
182 pass 6:
183
         auipc x30, 0
        bgeu x0, x1, dummy
                             # 0 >= FFFFFFF ?
184
185
         auipc x30, 0
186
        bgeu x8, x1, dummy
        auipc x20, 0
187
         jalr x21, x0, pass_7 # just for test : (
188
189
         auipc x30, 0
             dummy
190
         j
191
192
    pass_7:
    # jalr ->
193
194
        addi x20, x20, 8
195
        auipc x30, 0
196
        bne x20, x21, dummy
197
        auipc x30,0
198
         j pass_8
199
200
    pass 8:
201
         li x20,0x12345678
202
        li x21,0x87654321
        li x22,0
203
204
         li x23,0
        auipc x30,0
205
206
        addi x22,x21,0
207
        addi x22,x20,0
        add x10,x22,x0
208
209
         addi x23,x20,0
         addi x23,x21,0
210
211
         add x11,x0,x23
212
        nop
213
         nop
214
         bne x20, x10, dummy
215
         bne x21,x11,dummy
216
         li x22,0
217
         li x23,0
218
         auipc x30,0
         addi x22,x20,0
219
220
         nop
```

```
221
          add x12,x22,x0
222
          addi x23,x21,0
223
          nop
224
               x13,x0,x23
          add
225
          nop
226
          nop
227
          bne x20,x12,dummy
          bne x21,x13,dummy
228
          sw x20,20(x0)
229
          li x22,0
230
231
          li x23,0
          auipc x30,0
232
          lw x22,20(x0)
233
          add x14,x22,x0
234
235
          1w x23,20(x0)
236
          add x15,x23,x0
          bne x14,x20,dummy
237
238
          bne x15,x20,dummy
          li x22,0
239
240
          li x23,0
241
          auipc x30,0
          li x31,0x666
242
243
          j dummy
```

最后的pass_8部分为新添验证冲突处理部分,从上到下一次验证了跨两行数据冲突及其优先级,跨三行数据冲突,Load_hazard数据冲突和跳转控制冲突.


仿真波形结果



可以看到程序进入dummy,且reg31为666,表示测试通过

跨两行数据冲突及其优先级

仿真波形:




对应代码:

0x2d8	0x00000F17	auipc x30 0	auipc x30,0
0x2dc	0x000A8B13	addi x22 x21 0	addi x22,x21,0
0x2e0	0x000A0B13	addi x22 x20 0	addi x22,x20,0
0x2e4	0x000B0533	add x10 x22 x0	add x10,x22,x0
0x2e8	0x000A0B93	addi x23 x20 0	addi x23,x20,0
0x2ec	0x000A8B93	addi x23 x21 0	addi x23,x21,0
0x2f0	0x017005B3	add x11 x0 x23	add x11,x0,x23

可以从代码中看出,这里同时发生了跨两行冲突和跨三行冲突,但是对应冲突指令均选择了最新的结果作为源寄存器值(即跨两行指令),reg10写入reg20的值,reg11写入reg21的值.

跨两行数据冲突

仿真波形:




对应代码:

0x310	0x000A0B13	addi x22 x20 0	addi x22,x20,0
0x314	0x00000013	addi x0 x0 0	nop
0x318	0x000B0633	add x12 x22 x0	add x12,x22,x0
0x31c	0x000A8B93	addi x23 x21 0	addi x23,x21,0
0x320	0x00000013	addi x0 x0 0	nop
0x324	0x017006B3	add x13 x0 x23	add x13,x0,x23

可以从代码中看出这里发生了跨三行冲突,可以从仿真波形中看到对应下游冲突指令均选择了上游冲突指令的写入值作为源寄存器值,reg12写入了reg20的值,reg13写入了reg21的值.

Load_hazard数据冲突

仿真波形如下:




对应代码:

0x338	0x01402A23	sw x20 20(x0)	sw x20,20(x0)
0x33c	0x00000B13	addi x22 x0 0	li x22,0
0x340	0x00000B93	addi x23 x0 0	li x23,0
0x344	0x00000F17	auipc x30 0	auipc x30,0
0x348	0x01402B03	lw x22 20(x0)	lw x22,20(x0)
0x34c	0x000B0733	add x14 x22 x0	add x14,x22,x0
0x350	0x01402B83	lw x23 20(x0)	lw x23,20(x0)
0x354	0x000B87B3	add x15 x23 x0	add x15,x23,x0

可以从代码中看出这里发生了Load_hazard数据冲突,可以从仿真波形中看出对应下游冲突指令均关闭了一个周期重新读入,以选择上游冲突指令的内存写入值作为源寄存器值,reg14和reg15均写入reg20.

跳转控制冲突

仿真波形如下:




对应代码如下:

可以从代码中看出这里发生了跳转控制冲突,我们采取了猜测其不跳转的策略,随后再进行更改,可以看到一个周期后 PC正确指回了dummy的位置. 可以看到reg31的值为666,符合预期.

思考题

- 1. 基于你完成的流水线,对于以下两段代码分别分析:不同指令之间是否存在冲突(如果有,请逐条列出)、 在你的流水线上运行的 CPI 为何。
 - 回答: TP-0不会发生冲突, TP-1中12,13,34会发生数据冲突,我的CPI为1.
- 2. 请根据你的实现,在 testbench 上仿真以下代码,给出仿真结果,并写出完成所有指令用了多少拍,必须给出的信号有 clk, IF-PC, ID-PC 以及所有用到的寄存器值。请务必注意调整数制为十六进制,缩放能够看到所有信号值!!!

仿真波形如下:



总共用了12拍,但是最后4拍流水线前几个阶段是空转的.