


## 8254 – Programmable Interval Timer

## 8254 – Programmable Interval Timer : Block Diagram




**FIGURE 15.23**  
8254 Block Diagram

SOURCE: Intel Corporation. *Peripheral Components* (Santa Clara, Calif.: Author, 1993), p. 3-62.



## 8254 – Programmable Interval Timer : Control Word



**FIGURE 15.24**

8254 Control Word Format

SOURCE: Intel Corporation, *Peripheral Components* (Santa Clara, Calif.: Author, 1993), p. 3-67.

## 8254 – Programmable Interval Timer : Modes

### **6 modes**

**Mode 0 – Interrupt on terminal count**

**Mode 1 – Retriggerable one shot (programmable one shot)**

**Mode 2 – Rate generator clock**


**Mode 3 – Square wave generator**

**Mode 4 – S/W triggered strobe**

**Mode 5 – H/W triggered strobe**


## 8254 – Programmable Interval Timer : Mode 0

### Mode 0: Interrupt on Terminal Count




## 8254 – Programmable Interval Timer : Mode 1

### Mode 1: Programmable One-Shot




## 8254 – Programmable Interval Timer : Mode 2

### Mode 2: Rate Generator Clock




### Mode 3: Square Wave Generator






## Mode 4: Software Triggered Strobe



## Mode 5: Hardware Triggered Strobe



## 8254 – Programmable Interval Timer : Effect of gate in different modes

Modes \ Signal Status	Low or Going Low	Rising	High
0	Disables counting	—	Enables counting
1	—	(1) Initiates counting (2) Resets output after next clock	—
2	(1) Disables counting (2) Sets output immediately high	(1) Reloads counter (2) Initiates counting	Enables counting
3	(1) Disables counting (2) Sets output immediately high	Initiates counting	Enables counting
4	Disables counting	—	Enables counting
5	—	Initiates counting	—

**FIGURE 15.25**

Gate Settings of a Counter

SOURCE: Intel Corporation, *Peripheral Components* (Santa Clara, Calif.: Author, 1993), p. 3-78.



## 8254 – Programmable Interval Timer : Read Back Command

(a) Read-Back Command Format

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	1	$\overline{\text{COUNT}}$	$\overline{\text{STATUS}}$	CNT 2	CNT 1	CNT 0	0

D<sub>5</sub>: 0 = Latch Count of Selected Counter(s)

D<sub>4</sub>: 0 = Latch Status of Selected Counter(s)

D<sub>3</sub>: 1 = Select Counter 2

D<sub>2</sub>: 1 = Select Counter 1

D<sub>1</sub>: 1 = Select Counter 0

D<sub>0</sub>: Reserved for Future Expansion; Must Be 0

A<sub>0</sub>, A<sub>1</sub> = 11

$\overline{\text{CS}}$  = 0

$\overline{\text{RD}}$  = 1

$\overline{\text{WR}}$  = 0

## 8254 – Programmable Interval Timer : Status Byte

(b) Status Byte

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
OUTPUT	NULL COUNT	RW1	RW0	M2	M1	M0	BCD

D<sub>7</sub>: 1 = Out Pin is 1

: 0 = Out Pin is 0

D<sub>6</sub>: 1 = Null Count

: 0 = Count Available  
for Reading

D<sub>5</sub>-D<sub>0</sub>: Counter Programmed Mode