


FIGURE 16.13

The 8251A: Expanded Block Diagram of Control Logic and Registers

TABLE 16.4
Summary of Control Signals for the 8251A

CS	C/D	RD	WR	Function
0	I I	. 1	0	MPU writes instructions in the control register
0	1	0	1	MPU reads status from the status register
0	0	1	. 0	MPU outputs data to the Data Buffer
0	0	0	1	MPU accepts data from the Data Buffer
1	X	X	X	USART is not selected






**FIGURE 16.14** 

The 8251A: Expanded Block Diagram of Transmitter and Receiver Sections





205222-9

#### \*NOTE:

If character length is defined as 5, 6, or 7 bits the unused bits are set to "zero".

Figure 9. Asynchronous Mode






Figure 11. Data Format, Synchronous Mode




# Programming the 8251A

Prior to starting data transmission or reception, the 8251A must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251A and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:


- Mode Instruction
- Command Instruction







<sup>\*</sup>The second sync character is skipped if mode instruction has programmed the 8251A to single character sync mode. Both sync characters are skipped if mode instruction has programmed the 8251A to async mode.





205222-8








Figure 10. Mode Instruction Format, Synchronous Mode



NOTE:

Error Reset must be performed whenever RxEnable and Enter Hunt are programmed.





NOTE:

 TxRDY status bit has different meanings from the TxRDY output pin. The former is not conditioned by CTS and TxEN; the latter is conditioned by both CTS and TxEN.

205222-14

i.e. TxRDY status bit = DB Buffer Empty

TxRDY pin out = DB Buffer Empty • (CTS = 0) • (TxEN = 1)

