

# 8086 Microprocessor

- It is a 16 bit  $\mu$ p.
- 8086 has a 20 bit address bus can access upto  $2^{20}$  memory locations ( 1 MB) .
- It can support upto 64K I/O ports.
- It provides 14, 16-bit registers.
- It has multiplexed address and data bus  $AD_0$ -  $AD_{15}$  and  $A_{16} - A_{19}$ .

Next Page

- It requires single phase clock with 33% duty cycle to provide internal timing.
- 8086 is designed to operate in two modes, Minimum and Maximum.
- It can prefetches upto 6 instruction bytes from memory and queues them in order to speed up instruction execution.
- It requires +5V power supply.
- A 40 pin dual in line package.

Next Page

### **Minimum and Maximum Modes:**

- The minimum mode is selected by applying logic 1 to the MN / MX# input pin. This is a single microprocessor configuration.
- The maximum mode is selected by applying logic 0 to the MN / MX# input pin. This is a multi micro processors configuration.

# Intel C8086



## Intel C8086

5 MHz

40-pin ceramic DIP

Rare Intel C8086 processor in purple ceramic DIP package with side-brazed pins.

## Internal Architecture of 8086

- 8086 has two blocks BIU and EU.
- The BIU performs all bus operations such as instruction fetching, reading and writing operands for memory and calculating the addresses of the memory operands. The instruction bytes are transferred to the instruction queue.
- EU executes instructions from the instruction system byte queue.

Next Page

- Both units operate asynchronously to give the 8086 an overlapping instruction fetch and execution mechanism which is called as Pipelining. This results in efficient use of the system bus and system performance.
- BIU contains Instruction queue, Segment registers, Instruction pointer, Address adder.
- EU contains Control circuitry, Instruction decoder, ALU, Pointer and Index register, Flag register.

Next Page

- **BUS INTERFACR UNIT:**
- It provides a full 16 bit bidirectional data bus and 20 bit address bus.
- The bus interface unit is responsible for performing all external bus operations.

*Specifically it has the following functions:*

- Instruction fetch, Instruction queuing, Operand fetch and storage, Address relocation and Bus control.
- The BIU uses a mechanism known as an instruction stream queue to implement a ***pipeline architecture***.

Next Page

- This queue permits prefetch of up to six bytes of instruction code. When ever the queue of the BIU is not full, it has room for at least two more bytes and at the same time the EU is not requesting it to read or write operands from memory, the BIU is free to look ahead in the program by prefetching the next sequential instruction.
- These prefetching instructions are held in its FIFO queue. With its 16 bit data bus, the BIU fetches two instruction bytes in a single memory cycle.
- After a byte is loaded at the input end of the queue, it automatically shifts up through the FIFO to the empty location nearest the output.

Next Page



- The EU accesses the queue from the output end. It reads one instruction byte after the other from the output of the queue. If the queue is full and the EU is not requesting access to operand in memory.
- These intervals of no bus activity, which may occur between bus cycles are known as *Idle state*.
- If the BIU is already in the process of fetching an instruction when the EU request it to read or write operands from memory or I/O, the BIU first completes the instruction fetch bus cycle before initiating the operand read / write cycle.

Next Page

- The BIU also contains a dedicated adder which is used to generate the 20bit physical address that is output on the address bus. This address is formed by adding an appended 16 bit segment address and a 16 bit offset address.
- For example: The physical address of the next instruction to be fetched is formed by combining the current contents of the code segment CS register and the current contents of the instruction pointer IP register.
- The BIU is also responsible for generating bus control signals such as those for memory read or write and I/O read or write.

Next Page

- **EXECUTION UNIT** : The Execution unit is responsible for decoding and executing all instructions.
- The EU extracts instructions from the top of the queue in the BIU, decodes them, generates operands if necessary, passes them to the BIU and requests it to perform the read or write bys cycles to memory or I/O and perform the operation specified by the instruction on the operands.
- During the execution of the instruction, the EU tests the status and control flags and updates them based on the results of executing the instruction.

Next Page

- If the queue is empty, the EU waits for the next instruction byte to be fetched and shifted to top of the queue.
- When the EU executes a branch or jump instruction, it transfers control to a location corresponding to another set of sequential instructions.
- Whenever this happens, the BIU automatically resets the queue and then begins to fetch instructions from this new location to refill the queue.

COMMON SIGNALS		
Name	Function	Type
<b>AD<sub>15</sub>– AD<sub>0</sub></b>	<b>Address/ Data Bus</b>	<b>Bidirectional 3-state</b>
<b>A<sub>19</sub> / S<sub>6</sub>– A<sub>16</sub> / S<sub>3</sub></b>	<b>Address / Status</b>	<b>Output 3-State</b>
<b><math>\overline{\text{BHE}}</math> / S<sub>7</sub></b>	<b>Bus High Enable / Status</b>	<b>Output 3-State</b>
<b><math>\overline{\text{MN}}</math> / MX</b>	<b>Minimum / Maximum Mode Control</b>	<b>Input</b>
<b><math>\overline{\text{RD}}</math></b>	<b>Read Control</b>	<b>Output 3-State</b>
<b>TEST</b>	<b>Wait On Test Control</b>	<b>Input</b>
<b>READY</b>	<b>Wait State Controls</b>	<b>Input</b>
<b>RESET</b>	<b>System Reset</b>	<b>Input</b>
<b>NMI</b>	<b>Non - Maskable Interrupt Request</b>	<b>Input</b>
<b>INTR</b>	<b>Interrupt Request</b>	<b>Input</b>
<b>CLK</b>	<b>System Clock</b>	<b>Input</b>
<b>Vcc</b>	<b>+ 5 V</b>	<b>Input</b>
<b>GND</b>	<b>Ground</b>	

Minimum Mode Signals ( $\overline{\text{MN}}/\overline{\text{MX}} = \text{Vcc}$ )		
Name	Function	Type
<b>HOLD</b>	Hold Request	Input
<b>HLDA</b>	Hold Acknowledge	Output
$\overline{\text{WR}}$	Write Control	Output 3-state
$\overline{\text{M}}/\text{IO}$	Memory or IO Control	Output 3-State
$\overline{\text{D}}/\text{R}$	Data Transmit / Receiver	Output 3-State
$\overline{\text{DEN}}$	Date Enable	Output 3-State
<b>ALE</b>	Address Latch Enable	Output
$\overline{\text{INTA}}$	Interrupt Acknowledge	Output

Maximum mode signals ( MN / $\overline{\text{MX}} = \text{GND}$ )		
Name	Function	Type
$\overline{\text{RQ}} / \overline{\text{GT1}}, 0$	Request / Grant Bus Access Control	Bidirectional
$\overline{\text{LOCK}}$	Bus Priority Lock Control	Output, 3- State
$\overline{\text{S}}_2 - \overline{\text{S}}_0$	Bus Cycle Status	Output, 3- State
QS1, QS0	Instruction Queue Status	Output

## Minimum Mode Interface


- When the Minimum mode operation is selected, the 8086 provides all control signals needed to implement the memory and I/O interface.
- The minimum mode signal can be divided into the following basic groups : address/data bus, status, control, interrupt and DMA.
- **Address/Data Bus** : these lines serve two functions. As an address bus is 20 bits long and consists of signal lines  $A_0$  through  $A_{19}$ .  $A_{19}$  represents the MSB and  $A_0$  LSB. A 20bit address gives the 8086 a 1Mbyte memory address space. More over it has an independent I/O address space which is 64K bytes in length.

Next Page



- The 16 data bus lines  $D_0$  through  $D_{15}$  are actually multiplexed with address lines  $A_0$  through  $A_{15}$  respectively. By multiplexed we mean that the bus work as an address bus during first machine cycle and as a data bus during next machine cycles.  $D_{15}$  is the MSB and  $D_0$  LSB.
- When acting as a data bus, they carry read/write data for memory, input/output data for I/O devices, and interrupt type codes from an interrupt controller.

Next Page



Next Page

Block Diagram of the Minimum Mode 8086 MPU

- **Status signal** : The four most significant address lines  $A_{19}$  through  $A_{16}$  are also multiplexed but in this case with status signals  $S_6$  through  $S_3$ . These status bits are output on the bus at the same time that data are transferred over the other bus lines.
- Bit  $S_4$  and  $S_3$  together form a 2 bit binary code that identifies which of the 8086 internal segment registers are used to generate the physical address that was output on the address bus during the current bus cycle.
- Code  $S_4S_3 = 00$  identifies a register known as *extra segment register* as the source of the segment address.

Next Page

<b>S<sub>4</sub></b>	<b>S<sub>3</sub></b>	<b>Segment Register</b>
<b>0</b>	<b>0</b>	<b>Extra</b>
<b>0</b>	<b>1</b>	<b>Stack</b>
<b>1</b>	<b>0</b>	<b>Code / none</b>
<b>1</b>	<b>1</b>	<b>Data</b>

Memory segment status codes.

Next Page

- Status line  $S_5$  reflects the status of another internal characteristic of the 8086. It is the logic level of the internal enable flag. The last status bit  $S_6$  is always at the logic 0 level.
- **Control Signals** : The control signals are provided to support the 8086 memory I/O interfaces. They control functions such as when the bus is to carry a valid address in which direction data are to be transferred over the bus, when valid write data are on the bus and when to put read data on the system bus.

Next Page

- ALE is a pulse to logic 1 that signals external circuitry when a valid address word is on the bus. This address must be latched in external circuitry on the 1-to-0 edge of the pulse at ALE.
- Another control signal that is produced during the bus cycle is  $\overline{\text{BHE}}$  bank high enable. Logic 0 on this used as a memory enable signal for the most significant byte half of the data bus  $D_8$  through  $D_{15}$ . These lines also serves a second function, which is as the  $S_7$  status line.
- Using the  $\overline{\text{M}}/\text{IO}$  and  $\text{DT}/\overline{\text{R}}$  lines, the 8086 signals which type of bus cycle is in progress and in which direction data are to be transferred over the bus.

Next Page

- The logic level of  $\overline{M}/IO$  tells external circuitry whether a memory or I/O transfer is taking place over the bus. Logic 1 at this output signals a memory operation and logic 0 an I/O operation.
- The direction of data transfer over the bus is signaled by the logic level output at  $DT/\overline{R}$ . When this line is logic 1 during the data transfer part of a bus cycle, the bus is in the transmit mode. Therefore, data are either written into memory or output to an I/O device.
- On the other hand, logic 0 at  $DT/\overline{R}$  signals that the bus is in the receive mode. This corresponds to reading data from memory or input of data from an input port.

Next Page

- The signal read  $\overline{RD}$  and write  $\overline{WR}$  indicates that a read bus cycle or a write bus cycle is in progress. The 8086 switches  $\overline{WR}$  to logic 0 to signal external device that valid write or output data are on the bus.
- On the other hand,  $\overline{RD}$  indicates that the 8086 is performing a read of data of the bus. During read operations, one other control signal is also supplied. This is  $\overline{DEN}$  ( data enable) and it signals external devices when they should put data on the bus.
- There is one other control signal that is involved with the memory and I/O interface. This is the READY signal.

Next Page



- READY signal is used to insert wait states into the bus cycle such that it is extended by a number of clock periods. This signal is provided by an external clock generator device and can be supplied by the memory or I/O subsystem to signal the 8086 when they are ready to permit the data transfer to be completed.
- **Interrupt signals** : The key interrupt interface signals are interrupt request (INTR) and interrupt acknowledge (INTA).
- INTR is an input to the 8086 that can be used by an external device to signal that it need to be serviced.

Next Page

- Logic 1 at INTR represents an active interrupt request. When an interrupt request has been recognized by the 8086, it indicates this fact to external circuit with pulse to logic 0 at the  $\overline{\text{INTA}}$  output.
- The  $\overline{\text{TEST}}$  input is also related to the external interrupt interface. Execution of a WAIT instruction causes the 8086 to check the logic level at the  $\overline{\text{TEST}}$  input.
- If the logic 1 is found, the MPU suspend operation and goes into the idle state. The 8086 no longer executes instructions, instead it repeatedly checks the logic level of the  $\overline{\text{TEST}}$  input waiting for its transition back to logic 0.

Next Page

- As  $\overline{\text{TEST}}$  switches to 0, execution resume with the next instruction in the program. This feature can be used to synchronize the operation of the 8086 to an event in external hardware.
- There are two more inputs in the interrupt interface: the nonmaskable interrupt NMI and the reset interrupt RESET.
- On the 0-to-1 transition of NMI control is passed to a nonmaskable interrupt service routine. The RESET input is used to provide a hardware reset for the 8086. Switching RESET to logic 0 initializes the internal register of the 8086 and initiates a reset service routine.

Next Page

- **DMA Interface signals** :The direct memory access DMA interface of the 8086 minimum mode consist of the HOLD and HLDA signals.
- When an external device wants to take control of the system bus, it signals to the 8086 by switching HOLD to the logic 1 level. At the completion of the current bus cycle, the 8086 enters the hold state. In the hold state, signal lines  $AD_0$  through  $AD_{15}$ ,  $A_{16}/S_3$  through  $A_{19}/S_6$ , BHE, M/IO, DT/R, RD, WR, DEN and INTR are all in the high Z state. The 8086 signals external device that it is in this state by switching its HLDA output to logic 1 level.

Next Page


## Maximum Mode Interface

- When the 8086 is set for the maximum-mode configuration, it provides signals for implementing a multiprocessor / coprocessor system environment.
- By multiprocessor environment we mean that one microprocessor exists in the system and that each processor is executing its own program.
- Usually in this type of system environment, there are some system resources that are common to all processors.
- They are called as *global resources*. There are also other resources that are assigned to specific processors. These are known as *local or private resources*.

Next Page

- Coprocessor also means that there is a second processor in the system. In this two processor does not access the bus at the same time.
- One passes the control of the system bus to the other and then may suspend its operation.
- In the maximum-mode 8086 system, facilities are provided for implementing allocation of global resources and passing bus control to other microprocessor or coprocessor.

Next Page



8086 Maximum mode Block Diagram

- **8288 Bus Controller – Bus Command and Control Signals:** 8086 does not directly provide all the signals that are required to control the memory, I/O and interrupt interfaces.
- Specially the  $\overline{WR}$ ,  $\overline{M/\overline{IO}}$ ,  $\overline{DT/R}$ ,  $\overline{DEN}$ ,  $\overline{ALE}$  and  $\overline{INTA}$ , signals are no longer produced by the 8086. Instead it outputs three status signals  $\overline{S_0}$ ,  $\overline{S_1}$ ,  $\overline{S_2}$  prior to the initiation of each bus cycle. This 3- bit bus status code identifies which type of bus cycle is to follow.
- $\overline{S_2}\overline{S_1}\overline{S_0}$  are input to the external bus controller device, the bus controller generates the appropriately timed command and control signals.

Next Page



Status Inputs			CPU Cycles	8288 Command
$\overline{S}_2$	$\overline{S}_1$	$\overline{S}_0$		
0	0	0	Interrupt Acknowledge	$\overline{INTA}$
0	0	1	Read I/O Port	$\overline{IORC}$
0	1	0	Write I/O Port	$\overline{IOWC}, \quad \overline{AIOWC}$
0	1	1	Halt	None
1	0	0	Instruction Fetch	$\overline{MRDC}$
1	0	1	Read Memory	$\overline{MRDC}$
1	1	0	Write Memory	$\overline{MWTC}, \quad \overline{AMWC}$
1	1	1	Passive	None

**Bus Status Codes**

Next Page

- The 8288 produces one or two of these eight command signals for each bus cycles. For instance, when the 8086 outputs the code  $S_2S_1S_0$  equals 001, it indicates that an *I/O read cycle* is to be performed.
- In the code 111 is output by the 8086, it is signaling that no bus activity is to take place.
- The control outputs produced by the 8288 are DEN, DT/ $\bar{R}$  and ALE. These 3 signals provide the same functions as those described for the minimum system mode. This set of bus commands and control signals is compatible with the Multibus and industry standard for interfacing microprocessor systems.

Next Page

- **8289 Bus Arbiter – Bus Arbitration and Lock Signals :**  
This device permits processors to reside on the system bus. It does this by implementing the Multibus arbitration protocol in an 8086-based system.
- Addition of the 8288 bus controller and 8289 bus arbiter frees a number of the 8086 pins for use to produce control signals that are needed to support multiple processors.
- Bus priority lock (  $\overline{\text{LOCK}}$  ) is one of these signals. It is input to the bus arbiter together with status signals  $S_0$  through  $S_2$ .

Next Page

- *The output of 8289 are bus arbitration signals: bus busy ( $\overline{\text{BUSY}}$ ), common bus request ( $\overline{\text{CBRQ}}$ ), bus priority out ( $\overline{\text{BPRO}}$ ), bus priority in ( $\overline{\text{BPRN}}$ ), bus request ( $\overline{\text{BREQ}}$ ) and bus clock ( $\overline{\text{BCLK}}$ ).*
- They correspond to the bus exchange signals of the Multibus and are used to lock other processor off the system bus during the execution of an instruction by the 8086.
- In this way the processor can be assured of uninterrupted access to common system resources such as *global memory*.

Next Page

- **Queue Status Signals** : Two new signals that are produced by the 8086 in the maximum-mode system are queue status outputs  $QS_0$  and  $QS_1$ . Together they form a 2-bit queue status code,  $QS_1QS_0$ .
- Following table shows the four different queue status.

Next Page

$QS_1$	$QS_0$	Queue Status
0 (low)	0	No Operation. During the last clock cycle, nothing was taken from the queue.
0	1	First Byte. The byte taken from the queue was the first byte of the instruction.
1 (high)	0	Queue Empty. The queue has been reinitialized as a result of the execution of a transfer instruction.
1	1	Subsequent Byte. The byte taken from the queue was a subsequent byte of the instruction.

Queue status codes

Next Page

- **Local Bus Control Signal – Request / Grant Signals:** In a maximum mode configuration, the minimum mode HOLD, HLDA interface is also changed. These two are replaced by request/grant lines  $\overline{RQ}/\overline{GT}_0$  and  $\overline{RQ}/\overline{GT}_1$ , respectively. They provide a prioritized bus access mechanism for accessing the local bus.

## Internal Registers of 8086

- The 8086 has four groups of the user accessible internal registers. They are the instruction pointer, four data registers, four pointer and index register, four segment registers.
- The 8086 has a total of fourteen 16-bit registers including a 16 bit register called the *status register*, with 9 of bits implemented for status and control flags.

Next Page



- Most of the registers contain data/instruction offsets within 64 KB memory segment. There are four different 64 KB segments for instructions, stack, data and extra data. To specify where in 1 MB of processor memory these 4 segments are located the processor uses four segment registers:
- **Code segment (CS)** is a 16-bit register containing address of 64 KB segment with processor instructions. The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. CS register cannot be changed directly. The CS register is automatically updated during far jump, far call and far return instructions.

Next Page

- **Stack segment (SS)** is a 16-bit register containing address of 64KB segment with program stack. By default, the processor assumes that all data referenced by the stack pointer (SP) and base pointer (BP) registers is located in the stack segment. SS register can be changed directly using POP instruction.
- **Data segment (DS)** is a 16-bit register containing address of 64KB segment with program data. By default, the processor assumes that all data referenced by general registers (AX, BX, CX, DX) and index register (SI, DI) is located in the data segment. DS register can be changed directly using POP and LDS instructions.

Next Page

- **Extra segment (ES)** is a 16-bit register containing address of 64KB segment, usually with program data. By default, the processor assumes that the DI register references the ES segment in string manipulation instructions. ES register can be changed directly using POP and LES instructions.
- It is possible to change default segments used by general and index registers by prefixing instructions with a CS, SS, DS or ES prefix.
- All general registers of the 8086 microprocessor can be used for arithmetic and logic operations. The general registers are:

Next Page

- **Accumulator** register consists of two 8-bit registers AL and AH, which can be combined together and used as a 16-bit register AX. AL in this case contains the low-order byte of the word, and AH contains the high-order byte. Accumulator can be used for I/O operations and string manipulation.
- **Base** register consists of two 8-bit registers BL and BH, which can be combined together and used as a 16-bit register BX. BL in this case contains the low-order byte of the word, and BH contains the high-order byte. BX register usually contains a data pointer used for based, based indexed or register indirect addressing.

Next Page

- **Count** register consists of two 8-bit registers CL and CH, which can be combined together and used as a 16-bit register CX. When combined, CL register contains the low-order byte of the word, and CH contains the high-order byte. Count register can be used in Loop, shift/rotate instructions and as a counter in string manipulation,.
- **Data** register consists of two 8-bit registers DL and DH, which can be combined together and used as a 16-bit register DX. When combined, DL register contains the low-order byte of the word, and DH contains the high-order byte. Data register can be used as a port number in I/O operations. In integer 32-bit multiply and divide instruction the DX register contains high-order word of the initial or resulting number.

Next Page

- The following registers are both general and index registers:
- **Stack Pointer (SP)** is a 16-bit register pointing to program stack.
- **Base Pointer (BP)** is a 16-bit register pointing to data in stack segment. BP register is usually used for based, based indexed or register indirect addressing.
- **Source Index (SI)** is a 16-bit register. SI is used for indexed, based indexed and register indirect addressing, as well as a source data address in string manipulation instructions.

Next Page

- **Destination Index (DI)** is a 16-bit register. DI is used for indexed, based indexed and register indirect addressing, as well as a destination data address in string manipulation instructions.

Other registers:

- **Instruction Pointer (IP)** is a 16-bit register.
- **Flags** is a 16-bit register containing 9 one bit flags.
- **Overflow Flag (OF)** - set if the result is too large positive number, or is too small negative number to fit into destination operand.

Next Page

- **Direction Flag (DF)** - if set then string manipulation instructions will auto-decrement index registers. If cleared then the index registers will be auto-incremented.
- **Interrupt-enable Flag (IF)** - setting this bit enables maskable interrupts.
- **Single-step Flag (TF)** - if set then single-step interrupt will occur after the next instruction.
- **Sign Flag (SF)** - set if the most significant bit of the result is set.
- **Zero Flag (ZF)** - set if the result is zero.

Next Page



- **Auxiliary carry Flag (AF)** - set if there was a carry from or borrow to bits 0-3 in the AL register.
- **Parity Flag (PF)** - set if parity (the number of "1" bits) in the low-order byte of the result is even.
- **Carry Flag (CF)** - set if there was a carry from or borrow to the most significant bit during last result calculation.