


8254 – Programmable Interval Timer



8254 – Programmable Interval Timer : Block Diagram






8254 Block Diagram

SOURCE: Intel Corporation. Peripheral Components (Santa Clara, Calif.: Author, 1993), p. 3-62.



8254 – Programmable Interval Timer : Control Word



SC—Select Counter:

SC1 SC0

0	0	Select Counter 0				
0	1	Select Counter 1				
1	0	Select Counter 2				
1	1	Read-Back Command (See Read Operations)				

RW-Read/Write:

RW1 RW0

0	0	Counter Latch Command (see Read Operations)				
0	1	Read/Write least significant byte only.				
1	0	Read/Write most significant byte only.				
1	1	Read/Write least significant byte first, then most significant byte.				

M-MODE:

M2 M1 M0

0	0	0	Mode 0
0	0	1	Mode 1
X	1	0	Mode 2
X	1	1	Mode 3
1	0	0	Mode 4
1	0'	1	Mode 5

BCD:

0	Binary Counter 16-bits
1	Binary Coded Decimal (BCD) Counter (4 Decades)

Note: Don't Care Bits (X) Should Be 0 to Ensure Compatability with Future Intel Products.

FIGURE 15.24

8254 Control Word Format

SOURCE: Intel Corporation, Peripheral Components (Santa Clara, Calif.: Author. 1993), p. 3-67.



6 modes

Mode 0 – Interrupt on terminal count

Mode 1 – Retriggerable one shot (programmable one shot)


Mode 2 – Rate generator clock

Mode 3 – Square wave generator


Mode 4 – S/W triggered strobe

Mode 5 – H/W triggered strobe

















Mode 3: Square Wave Generator

Clock
$$542424242424$$
Output (n = 4) 5425254252542
Output (n = 5)



Mode 4: Software Triggered Strobe




Load n
$$=$$
 4

Gate


Output $=$ 4 3 2 1 0



Mode 5: Hardware Triggered Strobe



Gate Output
$$(n = 4)$$





8254 – Programmable Interval Timer : Effect of gate in different modes

Modes Signal	Status Low or Going Low	Rising	High Enables counting	
0	Disables counting			
1		(1) Initiates counting (2) Resets output after next clock		
2	(1) Disables counting (2) Sets output immediately high	(1) Reloads counter (2) Initiates counting	Enables counting	
3	(1) Disables counting (2) Sets output immediately high	Initiates counting	Enables counting	
4	Disables counting		Enables counting	
5 7 1	an is the meating the decident	Initiates counting		

FIGURE 15.25

Gate Settings of a Counter

SOURCE: Intel Corporation, Peripheral Components (Santa Clara, Calif.: Author, 1993), p. 3-78.



8254 - Programmable Interval Timer : Read Back Command

(a) Read-Back Command Format

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	COUNT	STATUS	CNT 2	CNT 1	CNT 0	0

D₅: 0 = Latch Count of Selected Counter(s)

D₄: 0 = Latch Status of Selected Counter(s)

 D_3 : 1 = Select Counter 2

 D_2 : 1 = Select Counter 1

D₁: 1 = Select Counter 0

Do: Reserved for Future Expansion; Must Be 0

$$A_0, A_1 = 11$$

$$\overline{CS} = 0$$

$$\overline{RD} = 1$$

$$\overline{WR} = 0$$



8254 – Programmable Interval Timer : Status Byte

