The 80x87 Math Coprocessor

Why we need a math coprocessor?


• Using a general-purpose microprocessor such as the 8088/86 to perform mathematical functions such as log, sine, and others is very time consuming, not only for the CPU but also for programmers writing such programs.

• In the absence of a math coprocessor, programmers must write subroutines using 8088/86 instructions for mathematical functions.

The Math Coprocessor: (Numeric Data Processor (NDP))

- The 8086 performs integer math operations
- Floating point operations are needed, e.g. for Sqrt (X), sin (x), etc.
- These are complex math operations that require large registers, complex circuits, and large areas on the chip
- A general data processor avoids this much burden and delegates such operations to a processor designed specifically for this purpose -
- e.g. math coprocessor (8087) for the 8086
- The 8086 and the 8087 coprocessors operate in parallel and share the buses and memory resources
- The 8086 marks floating point operations as ESC instructions, will ignore them and 8087 will pick them up and execute them

The 8087 Coprocessor: Organization



8086 Maximum mode outputs for NDP Connection

- Bus Status Outputs S0-S2: Status bits that encode the type of the current bus cycle
- Bus Request/Grant Outputs RQ0/GT0: Allow 8087 to request use of the bus, e.g. for DMA memory access

<u>S2</u>	51	<u>50</u>	Function	
0	0	0	Interrupt acknowledge	
0	0	1	I/O read	
0	1	0	I/O write	
0	1	1	Halt	
1	0	0	Opcode fetch	
1	0	1	Memory read	
1	1	0	Memory write	
1	1	1	Passive	

Queue Status Outputs QS1,QS0:

- For use by coprocessors that receive their instructions via ESC prefix.
- Allow the coprocessor to track the progress of an instruction through the 8086 queue and help it determine when to access the bus for the escape op-code and operand.
- Indicate the status of the internal instruction queue as given in the table:

QS1	QS0	
0	0	Queue is idle
0	1	First byte of opcode from queue
1	0	Queue is empty
1	1	Subsequent byte of opcode from queue

8087 pin diagrams




Figure 20-3. 8087 Pin Diagrams

Description of the signal connection.

- 1. The 8086 and 8087 receive the same signals, CLK, READY, and RESET, from the 8284. This ensures that they are synchronized.
- 2. S0, S1, and S2 are going from the 8086 or 8087 to the 8288, which allows either of these two processors to provide the status signal to the 8288.
- 3. The Queue Status, QS1 and QS0, from the 8089 go to the 8087, allowing it to know the status of the queue of the 8088 at any given time.
- 4. The <u>TEST</u> signal to the 8086 comes from BUSY of the 8087. By deactivating (going low) the BUSY signal, the 8087 informs the 8086 that it finished execution of the instruction which it has been WAITing for.
- 5. <u>RQ/GT1</u> (request/grant) of the 8088 is connected to <u>RQ/GTO</u> of the 8087, allowing them to arbitrate mastery over the buses.

 There are two sets of RQ/GT: <u>RQ/GT1</u> and <u>RQ/GTO</u>. <u>RQ/GT1</u> of the 8087 is not used and is connected to Vcc permanently.

 This extra RQ/GT is provided in case there is a third microprocessor connected to the local bus.

Description of the signal connection.

- 6. Both the 8086 and 8087 share buses ADO -AD7 and A8 -A19, allowing either one to access memory.
 - Since the 8087 is designed for both the 8088 and 8086, signal BHE is provided for the 8086 processor.
 - It is connected to Vcc if the 8087 is used with the 8088.
 - If the microprocessor used was an 8086, BHE from the 8086 is connected to BHE of the 8087.
- 7. INT of the 8087 is an output signal indicating error conditions, also called exceptions, such as divide by zero. Error conditions are given in the status word. Assuming the bit for that error is not masked and an interrupt is enabled, whenever any of these errors occurs, the 8087 automatically activates the INT pin by putting high on it.
- 8. The 8088, often called the host processor, must be connected in maximum mode to be able to accommodate a coprocessor such as the 8087.


How the 8088 and 8087 work together in the IBM PC/XT

- Each gets a copy of the instructions as they are fetched from memory.

 All instructions of the 8087 have 11011 in the most significant bits of their first code byte. Insn format: 10011011 11011opcode(3) mode(2)opcode(3) r/m(3)
- In reality, 9BH is the opcode for the 8088/86 WAIT instruction. 8087 neglects any opcode that lacks 11011
- It must be made clear that although both receive a copy of each fetched opcode, only the 8088/86 can fetch opcodes since it is the only device that has the instruction pointer.
- Now one might ask how the 8088/86 makes sure it is not flooding the 8087 by fetching instructions for the coprocessor faster than the 8087 can process them.
- The first rule of working together is that the 8088/86 cannot fetch another 8087 instruction until the 8087 has finished execution of the present instruction.

How the 8088 and 8087 work together in the IBM PC/XT

- In addition, when the 8087 is executing an instruction, it activates the BUSY pin automatically by putting high on it.
- This pin is connected to the <u>TEST</u> pin of the 8088/86.
- Next, the 8088/86 fetches the next instruction, which is a WAIT instruction that has been inserted by the assembler, and executes it, thereby going into an internal loop while continuously monitoring the <u>TEST</u> input pin to see when this pin goes low.
- When the 8087 finishes execution of the present instruction, it pulls down (low) the BUSY pin, indicating through the <u>TEST</u> pin to the 8088/86 that it can now send the next instruction to the 8087.



Synchronization between 8086 & the 8087 Coprocessor

The assembler marks 8086/8088 all FP instructions as ESC instructions having a Corprocessor special range of opcodes. Wake up the coprocessor The Coprocessor monitors **ESC** the 8086 bus activities and Monitor the 8086 or 8088 Intercepts such instructions, captures them for execution Sets BUSY high Deactivate the Execute the host's TEST pin and 8086 instructions execute the specified operation WAIT instructions can be used to halt the Lowers BUSY 8086 to ensure that the 8087 has finished a crucial Activate the WAIT Wake up the 8086 or 8088 TEST pin step, e.g. storing a result in memory.

Comparison of 8087 and 8086 Clock Times

In some cases the differences of run times is hours between PCs with and without math-coprocessor.

Table 20-1: Comparison of 8087 and 8086 Clock Times

	Approximate Execution Time (µs) (5-MHz clock)		
Instruction	8087	8086 Emulation	
Multiply (single precision)	19	1,600	
Multiply (double precision)	27	2,100	
Add	17	1,600	
Divide (single precision)	39	3,200	
Compare	9	1,300	
Load (single precision)	9	1,700	
Store (single precision)	18	1,200	
Square root	36	19,600	
Tangent	90	13,000	
Exponentiation	100	17,100	

Other data formats of the 8087

- In addition to short real (single precision) and long real (double precision) representations for real numbers, the 8087 also supports 16, 32, and 64 bit integers.
- They are referred to as
 - word integers,
 - short integers, and
 - long integers,
- respectively, and are shown in Figure 20-1.
- These forms are sometimes referred to as *signed integer* numbers.
- No decimal points are allowed in integers, in contrast to real numbers, in which decimal points are allowed.

Different Data Representation of 8087




Figure 20-1. 80x87 Data Formats

80x87 registers

- There are only 8 general-purpose registers in the 80x87.
- Rather than having different-size registers for different-size operands, all the registers of the 8087 are 80 bits wide.
- Every time the 8087 loads an operand, it automatically converts it to this 80-bit format.
- This gives uniformity to the registers and makes programming, as well as 8087 hardware design, much easier.
- Although these 8 registers have been numbered from 0 to 7, they are accessed like a stack, meaning that a last-in-first-out policy is used.
- At any given time, the top of the stack is referred to as ST(0), or simply ST, and all other registers, regardless of their number, are referred to according to their positions compared to the top of the stack, ST.
- The programming examples below will demonstrate the use of registers in the 8087.

80x87 Assembly code and registers

- 1. All 80x87 mnemonics start with the letter "f" to distinguish them from 80x86 instructions.
- 2. Whenever a register is not identified specifically, ST [which is ST(0)] is assumed automatically.
- 3. ST(0) is the top of the stack, ST(1) is one register below that, and ST(2) is two registers below ST(0), and so on.

8087 Program

Example 20-5

Write an 8087 program that loads three values for X, Y, and Z, adds them, and stores the result.

Solution:

```
finit
                 initialize the 8087 to start at the top of stack
fld
        \mathbf{X}
                 ;load X into ST(0). now ST(0)=X
fld
                 ; load Y into ST(0). now ST(0)=Y and ST(1)=X
fld
        \boldsymbol{Z}
                ; load Z into ST(0). now ST(0)=Z, ST(1)=Y, ST(2)=X
        ST(1); add Y to Z and save the result in ST(0)
fadd
fadd
        ST(2)
                ;add X to (Y+Z) and save it in ST(0)
                 store ST(0) in memory location called sum.
fst
        sum
```

Now the same program can be written as follows:

```
finit
fld
                     X
                     ; load y, now ST(0) = y, ST(1) = x
fld
                     ;load z, now ST(0)=z, ST(1)=y, ST(2)=x
fld
       Z
fadd
                     ; adds y to z
fadd
       ST(2)
                     ; adds x to (y + z)
fst
       sum
```

Program 20-2 shows the actual MASM code and execution. Figure 20-2 shows the registers.

How 8087 uses its registers




Figure 20-2. Stack Diagram for Example 20-5

8087 status word




Figure 20-5. 8087 Control and Status Words


Status Register (cont..)

- Status register reflects the over all operation of the coprocessor.
- B-Busy bit indicates that coprocessor is busy executing a task. Busy can be tested by examining the status or by using the FWAIT instruction. Newer coprocessor automatically synchronize with the microprocessor, so busy flag need not be tested before performing additional coprocessor tasks.
- C₃-C₀ Condition code bits indicates conditions about the coprocessor.

- ➤ TOP- Top of the stack (ST) bit indicates the current register address as the top of the stack.
- ➤ ES-Error summary bit is set if any unmasked error bit (PE, UE, OE, ZE, DE, or IE) is set. In the 8087 the error summary is also caused a coprocessor interrupt.
- PE- Precision error indicates that the result or operand executes selected precision.
- UE-Under flow error indicates the result is too large to be represent with the current precision selected by the control word.

- ➤ OE-Over flow error indicates a result that is too large to be represented. If this error is masked, the coprocessor generates infinity for an overflow error.
- ZE-A Zero error indicates the divisor was zero while the dividend is a non-infinity or non-zero number.
- DE-Denormalized error indicates at least one of the operand is denormalized.
- ➤ IE-Invalid error indicates a stack overflow or underflow, indeterminate from (0/0,0,-0, etc) or the use of a NAN as an operand. This flag indicates error such as those produced by taking the square root of a negative number.

8087 control word



Control Register

- Control register selects precision, rounding control, infinity control.
- ➤ It also masks an unmasks the exception bits that correspond to the rightmost Six bits of status register.
- Instruction FLDCW is used to load the value into the control register.

Control Register (cont..)

- ➤ IC —Infinity control selects either affine or projective infinity. Affine allows positive and negative infinity, while projective assumes infinity

 is unsigned.
- RC –Rounding control determines the type of rounding.

INFINITY CONTROL

0 = Projective

1 = Affine

ROUNDING CONTROL

00=Round to nearest or even

01=Round down towards minus infinity

10=Round up towards plus infinity

11=Chop or truncate towards zero

Control Register

- PC- Precision control sets the precision of he result as define in table
- ➤ Exception Masks It

 Determines whether the error indicated by the exception affects the error bit in the status register. If a logic l is placed in one of the exception control bits, corresponding status register bit is masked off.

PRECISION CONTROL

00=Single precision (short)

01=Reserved

10=Double precision (long)

11=Extended precision (temporary)

Pentium

- There are few changes as far as instructions and registers are concerned from the 8087 to the math processor inside the Pentium, except for a few new instructions and much lower clock counts for instruction execution.
- The new instructions introduced in the 80387 are FSIN(sine), FCOS (cosine), FSINCOS (sine and cosine), FPREMI (partial remainder), and FUCOM and its variations.