



LM78M05-MIL Series 3-Terminal 500-mA Positive Voltage Regulator

1 Features

- Output Current in Excess of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Available in 3-Pin TO-220, TO-252, and TO packages
- Output Voltage: 5 V

2 Applications

- Electronic Point-of-Sale
- Medical and Health Fitness Applications
- Printers
- Appliances and White Goods
- TVs and Set-Top Boxes

3 Description

The LM78M05-MIL three-pin positive voltage regulator employs built-in current limiting, thermal shutdown, and safe-operating area protection, which makes them virtually immune to damage from output overloads.


With adequate heat sinking, they can deliver in excess of 0.5-A output current. Typical applications would include local (on-card) regulators which can eliminate the noise and degraded performance associated with single-point regulation.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM78M05	TO-220 (3)	10.16 mm × 14.986 mm
	TO-252 (3)	6.10 mm × 6.58 mm
	TO (3)	9.14 mm × 9.14 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Available Packages



Simplified Application



Copyright © 2017, Texas Instruments Incorporated



Table of Contents

1 Features	1	8 Application and Implementation	10
2 Applications	1	8.1 Application Information.....	10
3 Description	1	8.2 Typical Application	10
4 Revision History	2	9 Power Supply Recommendations	11
5 Pin Configuration and Functions	3	10 Layout	11
6 Specifications	3	10.1 Layout Guidelines	11
6.1 Absolute Maximum Ratings	3	10.2 Layout Example	12
6.2 Recommended Operating Conditions.....	3	10.3 Thermal Considerations	12
6.3 Thermal Information	4	11 Device and Documentation Support	15
6.4 Electrical Characteristics.....	4	11.1 Documentation Support	15
6.5 Typical Characteristics	5	11.2 Receiving Notification of Documentation Updates	15
7 Detailed Description	7	11.3 Community Resources.....	15
7.1 Overview	7	11.4 Trademarks	15
7.2 Functional Block Diagram	8	11.5 Electrostatic Discharge Caution.....	15
7.3 Feature Description.....	9	11.6 Glossary	15
7.4 Device Functional Modes.....	9	12 Mechanical, Packaging, and Orderable Information	15


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


DATE	REVISION	NOTES
June 2017	*	Initial release.

5 Pin Configuration and Functions


**NDE Package
3-Pin TO-220
Top View**



**NDP Package
3-Pin TO-252
Top View**



**NDT Package
3-Pin TO
Top View**



Pin Functions

PIN				I/O	DESCRIPTION
NAME	NO.				
	TO-220	TO-252	TO		
GND	2/TAB	2/TAB	3	—	Tab is GND
INPUT	1	1	1	I	Input
OUTPUT	2	2	2	O	Output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Input voltage	$5\text{ V} \leq V_O \leq 15\text{ V}$		35	V
Power dissipation		Internally limited		
Lead temperature (Soldering, 10 s)	TO package (NDT)		300	°C
	TO-220 package (NDE)		260	
Operating junction temperature		–40	125	°C
Storage temperature, T_{stg}		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage	$V_{\text{OUT}} + 1.8$	35	V
Output current		0.5	A

6.3 Thermal Information

THERMAL METRIC ⁽¹⁾		LM78M05		UNIT
		NDP (TO-252)	NDT (TO)	
		3 PINS	3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38	162.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	48.4	23.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.7	—	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	6.7	—	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	17.9	—	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.4	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.4 Electrical Characteristics

$V_{IN} = 10\text{ V}$, $C_{IN} = 0.33\text{ }\mu\text{F}$, $C_O = 0.1\text{ }\mu\text{F}$, $T_J = 25^\circ\text{C}$ (unless otherwise noted). Limits are specified by production testing or correlation techniques using standard Statistical Quality Control (SQC) methods.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_O Output voltage	$I_L = 500\text{ mA}$	4.8	5	5.2	V
	$5\text{ mA} \leq I_L \leq 500\text{ mA}$, $P_D \leq 7.5\text{ W}$, $7.5\text{ V} \leq V_{IN} \leq 20\text{ V}$, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$	4.75	5	5.25	
V_{RLINE} Line regulation	$7.2\text{ V} \leq V_{IN} \leq 25\text{ V}$	$I_L = 100\text{ mA}$		50	mV
		$I_L = 500\text{ mA}$		100	
V_{RLOAD} Load regulation	$I_L = 5\text{ mA to } 500\text{ mA}$			100	mV
I_Q Quiescent current	$I_L = 500\text{ mA}$		4	10	mA
ΔI_Q Quiescent current change	$5\text{ mA} \leq I_L \leq 500\text{ mA}$,			0.5	mA
	$7.5\text{ V} \leq V_{IN} \leq 25\text{ V}$, $I_L = 500\text{ mA}$			1	
V_n Output noise voltage	$10\text{ Hz} \leq f \leq 100\text{ kHz}$		40		μV
ΔV_{IN} Ripple rejection	$f = 120\text{ Hz}$, $I_L = 500\text{ mA}$		78		dB
V_{IN} Input voltage required to maintain line regulation	$I_L = 500\text{ mA}$	7.2			V
ΔV_O Long-term stability	$I_L = 500\text{ mA}$, $-40^\circ\text{C} \leq T_J \leq 125^\circ\text{C}$			20	mV/khrs

6.5 Typical Characteristics




Figure 1. Peak Output Current




Figure 2. Ripple Rejection




Figure 3. Ripple Rejection




Figure 4. Dropout Voltage




Figure 5. Output Voltage








Figure 6. Quiescent Current

Typical Characteristics (continued)



Figure 7. Quiescent Current

Figure 8. Output Impedance

Figure 9. Line Transient Response

Figure 10. Load Transient Response

7 Detailed Description

7.1 Overview

The LM78M05-MIL device is a fixed positive voltage regulators. It can accept up to 35 V at the input and regulate it down to outputs of 5 V, 12 V, or 15 V. The device is capable of supplying up to 500 mA of output current, although it is important to ensure an adequate amount of heat sinking to avoid exceeding thermal limits. However, in the case of accidental overload the device has built in current limiting, thermal shutdown and safe-operating area protection to prevent damage from occurring.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

The LM78M05-MIL fixed voltage regulator has built-in thermal overload protection which prevents the device from being damaged due to excessive junction temperature.

The regulator also contains internal short-circuit protection which limits the maximum output current, and safe-area protection for the pass transistor which reduces the short-circuit current as the voltage across the pass transistor is increased.

Although the internal power dissipation is automatically limited, the maximum junction temperature of the device must be maintained below 125°C to meet data sheet specifications. An adequate heat sink must be provided to assure this limit is not exceeded under worst-case operating conditions (maximum input voltage and load current) if reliable performance is to be obtained.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device OUTPUT pin sources current necessary to make the voltage at the OUTPUT pin equal to the fixed voltage level of the device.

7.4.2 Operation With Low Input Voltage

The device requires up to 2-V headroom ($V_{IN} - V_{OUT}$) to operate in regulation. With less headroom, the device may drop out of regulation in which the OUTPUT voltage would equal INPUT voltage minus dropout voltage.

7.4.3 Operation in Self Protection

When an overload occurs, the device shuts down Darlington NPN output stage or reduce the output current to prevent device damage. The device automatically resets from the overload. The output may be reduced or alternate between on and off until the overload is removed.

8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM78M05-MIL device is a fixed voltage regulator that needs no external feedback resistors in order to set the output voltage. Input. Output capacitors are not required for the device to be stable. However, input capacitance helps filter noise from the supply and output capacitance improves the transient response.

8.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

C_{IN} required if regulator input is more than 4 inches from input filter capacitor (or if no input filter capacitor is used).

C_{OUT} is optional for improved transient response.

Figure 11. Typical Application

8.2.1 Design Requirements

For this design example, use the parameters listed in [Table 1](#) as the input parameters.

Table 1. Design Parameters

PARAMETER	VALUE
C_{IN}	0.33 μ F
C_{OUT}	0.1 μ F

8.2.2 Detailed Design Procedure

8.2.2.1 Input Voltage

Regardless of the output voltage option being used (5 V, 12 V, 15 V), the input voltage must be at least 2 V greater to ensure proper regulation (7 V, 14 V, 17 V).

8.2.2.2 Output Current

Depending on the input-output voltage differential, the output current must be limited to ensure maximum power dissipation is not exceeded. The graph in [Figure 1](#) shows the appropriate current limit for a variety of conditions.

8.2.2.3 Input Capacitor

If no power supply filter capacitor is used or if the device is placed more than four inches away from the capacitor of the power supply, an additional capacitor placed at the input pin of the device helps bypass noise.

8.2.2.4 Output Capacitor

This device is designed to be stable with no output capacitance and can be omitted from the design if needed. However if large changes in load are expected, an output capacitor is recommended to improve the transient response.

8.2.3 Application Curves




Figure 12. $R_{\theta JA}$ vs 2-oz Copper Area for PFM




Figure 13. Maximum Allowable Power Dissipation vs Ambient Temperature for PFM




Figure 14. Maximum Allowable Power Dissipation vs 2-oz Copper Area for PFM

9 Power Supply Recommendations

The LM78M05-MIL device is designed to operate from an input voltage supply range between $V_{OUT} + 2\text{ V}$ to 35 V. If the device is more than four inches from the power supply filter capacitors, an input bypass capacitor 0.1- μF or greater of any type is recommended.

10 Layout

10.1 Layout Guidelines

Follow these layout guidelines to ensure proper regulation of the output voltage with minimum noise. TI recommends that the input terminal be bypassed to ground with a bypass capacitor. The optimum placement is closest to the input terminal of the device and the system GND. Take care to minimize the loop area formed by the bypass-capacitor connection, the input terminal, and the system GND. Traces carrying the load current must be wide to reduce the amount of parasitic trace inductance. In cases when V_{IN} shorts to ground, an external diode must be placed from V_{OUT} to V_{IN} to divert the surge current from the output capacitor and protect the device. This diode must be placed close to the corresponding device pins to increase their effectiveness.

10.2 Layout Example




Figure 15. Layout Recommendation

10.3 Thermal Considerations

When an integrated circuit operates with appreciable current, its junction temperature is elevated. It is important to quantify its thermal limits to achieve acceptable performance and reliability. This limit is determined by summing the individual parts consisting of a series of temperature rises from the semiconductor junction to the operating environment. A one-dimension steady-state model of conduction heat transfer is demonstrated in [Figure 16](#). The heat generated at the device junction flows through the die to the die attach pad, through the lead frame to the surrounding case material, to the printed-circuit board, and eventually to the ambient environment.


There are several variables that may affect the thermal resistance and in turn the need for a heat sink, which includes the following.

Component variables ($R_{\theta JC}$)

- Leadframe size and material
- Number of conduction pins
- Die size
- Die attach material
- Molding compound size and material

Application variables ($R_{\theta CA}$)

- Mounting pad size, material, and location
- Placement of mounting pad
- PCB size and material
- Traces length and width
- Adjacent heat sources
- Volume of air
- Ambient temperature
- Shape of mounting pad



The case temperature is measured at the point where the leads contact the mounting pad surface

Figure 16. Cross-Sectional View of Integrated Circuit Mounted on a Printed-Circuit Board


Thermal Considerations (continued)

The LM78M05-MIL regulator has internal thermal shutdown to protect the device from overheating. Under all possible operating conditions, the junction temperature of the device must be within the range of 0°C to 125°C. A heat sink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. To determine if a heat sink is needed, the power dissipated by the regulator (P_D) is calculated using Equation 1.

$$I_{IN} = I_L + I_G \quad (1)$$

$$P_D = (V_{IN} - V_{OUT}) \times I_L + (V_{IN} \times I_G) \quad (2)$$

Figure 17 shows the voltages and currents which are present in the circuit.



Copyright © 2017, Texas Instruments Incorporated

Figure 17. Power Dissipation Diagram

Use to calculate the maximum allowable temperature rise, $T_{R(max)}$.

$$T_{R(max)} = T_{J(max)} - T_{A(max)}$$

where

- $T_{J(max)}$ is the maximum allowable junction temperature (125°C)
- $T_{A(max)}$ is the maximum ambient temperature encountered in the application

Using the calculated values for $T_{R(max)}$ and P_D , the maximum allowable value for the junction-to-ambient thermal resistance ($R_{\theta JA}$) can be calculated with Equation 3.

$$R_{\theta JA} = T_{R(max)} / P_D \quad (3)$$

As a design aid, Table 2 shows the value of the $R_{\theta JA}$ of TO-252 for different heat sink area. The copper patterns that we used to measure these $R_{\theta JA}$ are shown at the end of [AN-1028 Maximum Power Enhancement Techniques for Power Packages](#) (SNVA036). Figure 12 reflects the same test results as what are in the Table 2.

Figure 13 shows the maximum allowable power dissipation versus ambient temperature for the PFM device. Figure 14 shows the maximum allowable power dissipation versus copper area (in²) for the TO-252 device. For power enhancement techniques to be used with TO-252 package, see [AN-1028 Maximum Power Enhancement Techniques for Power Packages](#) (SNVA036).

Table 2. $R_{\theta JA}$ Different Heat Sink Area

LAYOUT	COPPER AREA (in ²)		THERMAL RESISTANCE: $R_{\theta JA}$ (°C/W)
	TOP SIDE ⁽¹⁾	BOTTOM SIDE	TO-252
1	0.0123	0	103

(1) Tab of device is attached to topside copper.

Thermal Considerations (continued)
Table 2. $R_{\theta JA}$ Different Heat Sink Area (continued)

LAYOUT	COPPER AREA (in ²)		THERMAL RESISTANCE: $R_{\theta JA}$ (°C/W)
	TOP SIDE ⁽¹⁾	BOTTOM SIDE	TO-252
2	0.066	0	87
3	0.3	0	60
4	0.53	0	54
5	0.76	0	52
6	1	0	47
7	0	0.2	84
8	0	0.4	70
9	0	0.6	63
10	0	0.8	57
11	0	1	57
12	0.066	0.066	89
13	0.175	0.175	72
14	0.284	0.284	61
15	0.392	0.392	55
16	0.5	0.5	53

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

[AN-1028 Maximum Power Enhancement Techniques for Power Packages](#) (SNVA036)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM78M05CH	ACTIVE	TO	NDT	3	500	RoHS & Green	AU	Level-1-NA-UNLIM	-40 to 125	(LM78M05CH, LM78M05CH)	Samples
LM78M05CH/NOPB	ACTIVE	TO	NDT	3	500	RoHS & Green	AU	Level-1-NA-UNLIM	-40 to 125	(LM78M05CH, LM78M05CH)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NDT0003A



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

MIL-PRF-38535
CONFIGURATION CONTROL

H03A (Rev D)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated