


Memory Organization

how memory is organized in a system.

Memory Hierarchy :-

→ Computer memory should be fast, large & inexpensive.


→ The memory hierarchy is to obtain the highest possible access speed while minimizing the total cost of memory system.




Main Memory :- It stores the data & programs during computer operations.

→ It uses semiconductor technology hence known as semiconductor memory.

Semiconductor Memory






Memory :-

- 1. Hit Ratio
- 2. Fault / Miss


if $P \xrightarrow{\text{Processor}}$ Cache (Found)
then Hit Ratio



if $P \xrightarrow{\text{Cache}} \text{MainMemory} (\text{Found})$

else if Fault occurs then processor searches Main Memory


Case 1 Default Approach :-



$$T_{\text{avg.}} = H T_1 + (1 - H) T_2$$

avg access time

Case 2. Strict Approach



Ques 1 Consider a Level Memory system in which access time of level 1 & level 2 memories are 10 nsec & 150 nsec respectively. What is average access time when level 1 Hit ratio = 40%?

$$\underline{\text{Sol 1}} \quad T_{avg} = HT_1 + (1-H)T_2$$

$$\Rightarrow 0.9 \times 10 + (0.1) 150$$

$$\Rightarrow 9 + 15 = 24 \text{ nsec.}$$

Ques 2 In a 2 level memory system, the average access time without level 1 is 150 nsec & with Level 1 is 30 nsec.

If level 1 access time is 20 nsec, then

(a) What is Hit Ratio?

(b) If Hit Ratio is made to 100%, what will be the access time of Level 1 & Level 2 memory?

(c) If average access time is increased by 10%, then what will be % change in the Hit Ratio?

Sol 2:

(a)

$$T_2 = 150 \text{ nsec}$$

$$T_{avg} = 30 \text{ nsec.}$$

$$T_1 = 20 \text{ nsec.}$$

$$T_{avg} = HT_1 + (1-H)T_2$$

$$30 = H(20) + (1-H)150$$

$$30 = 20H + 150 - 150H$$

$$150H - 20H = 150 - 30$$

$$130H = 120$$

$$H = 120 / 130 = 92.3\%$$

(b)

Access time of individual level 1 & level 2 is independent of Hit Ratio.
so no change.

(c)

$$T_{avg} = HT_1 + (1-H)T_2$$

increased by 10%

$$\Rightarrow 10\% \text{ of } 30 \text{ nsec.} \Rightarrow 33 \text{ nsec.}$$

$$33 \text{ sec} = 20 \times H + (1-H)150$$

$$H = 90\%$$

$$\frac{\text{Percentage change}}{0} \Rightarrow 92.3 - 90 \\ \Rightarrow 2.3\%$$

Q.3 Assuming $\text{Hit} = 0.8$ in Level 1 memory in a 2 Level memory system, the average access time is 60 nsec. Moreover, the level 1 memory is 5 times faster than Level 2.

If average access time is increased by 20%. What is the % change in Hit Ratio?

- a) 10% increase
- b) 20% increase
- c) 10% decrease
- d) 20% decrease.

$$\underline{\text{Sol}} \quad 3 \quad \boxed{T_1 = \frac{T_2}{5}}$$

$$T_{avg} = 60 \text{ nsec} = 72 \text{ nsec}$$

increased by 20%.

$$72 \times 1.2 = 86.4$$

$$\frac{160}{86.4}$$

$$60 = 0.8 T_1 + 0.2 (5 T_1)$$

$$T_2 = 166.66$$

$$T_1 = 33.33$$

$$72 = HT_1 + (1-H) T_2$$

$$72 \Rightarrow H \times 33.33 + (1-H) \times 166.66$$

$$H = 70\%$$

$$\text{Diff} = 80 - 70 = 10\%, \text{ decrease}$$

Principle → Principle of Locality.

A cache has used a word from a memory block mapped b/w 0-63. If the same word is required soon then it will exploit

Ques 4 A cache is having 60% hit ratio for read operation. Cache access time is 30 ns and main memory access time is 100 ns. What will be average access time for read operation?

Sol 4

$$T_1 = 30 \text{ ns} \quad T_2 = 100 \text{ ns} \quad H = 0.6$$

$$\Rightarrow 0.6 \times 30 + (0.4) \times 100$$

Avg access time $\Rightarrow 18 + 40 = 58 \text{ nsec}$

$$\begin{array}{r} 0.6 \\ \times 30 \\ \hline 18 \end{array}$$

$$\begin{array}{r} 0.4 \\ \times 100 \\ \hline 40 \end{array}$$

$$18 + 40 = 58$$

Ques 3 Consider a system with 80% hit ratio, 50 nano-seconds time to search the associative registers, 750 nano-seconds time to access memory.

Find the effective memory access time.

Ques 6 In a two-level memory hierarchy, if the cache has an access time of 40 ns and main memory has an access time of 60 ns. What is the hit ratio in cache required to give an avg access time of 10 ms?

$$10 = H \cdot 40 + (1-H)60$$

$$10 = H \cdot 40 + 60 - H \cdot 60$$

$$10 = H \cdot 40 + 60 - H \cdot 60$$

$$H = \frac{5}{12} \rightarrow 25\%$$

$$\frac{5}{12} \times 100$$

$$25$$

Direct Mapping & associative Mapping in cache memory

Cache Mapping

What it represents?

→ It tells that which word of main memory will be placed at which location of cache memory.

→ Mapping b/w the cache addresses & main memory addresses referring to same unit of info.

Types of Mapping

1. Direct Mapping

2. ~~Associative~~ Mapping

3. Set associative Mapping.


Direct Mapping

If the i th block of main memory has to be placed in j th block of cache memory, then

$$j = i \bmod (\text{No. of blocks in Cache})$$


Example

Let us say that there are 128 blocks in cache blocks in cache memory. Then the scenario is like:-



Direct Mapping Address space

In direct mapping we divide the main memory addressing space into 3 parts-



Word \rightarrow No. of bits required to identify a particular word within the block.

$$= \log_2 (\text{No. of words/block})$$

Index \rightarrow No. of bits required to identify the block no. of cache memory where a MM block will be replaced.

$$= \log_2 (\text{No. of blocks in cache})$$

Example:- Let there be given a 16 word 64 kB main memory & 128 line cache. Then find the corresponding Tag, Index & Word bits in Direct Mapping.


Sol: 128 line Cache $\xrightarrow{\text{implies}}$ 128 blocks in cache
 Similarly, no. of blocks in MM = $\frac{64 \text{ KB}}{16 \text{ B}} = 4 \text{ K} = 4 \times 2^{10} = 2^{12}$

Also, since MM size = 64 kB
 $= 2^6 \times 2^{10} \text{ B}$
 $= 2^{16} \text{ B}$

\Rightarrow 16 bits are required to represent the address space of MM.

\Rightarrow Now Index = $\log_2 (\text{No. of Blocks in cache})$
 $= \log_2 (128) = \log_2 (2^7)$
 $\qquad\qquad\qquad 7 \log_2 2 = 7 \times 1 = 7$

Word = $\log_2 (\text{No. of words / block})$
 $= \log_2 (\text{block size } \alpha \text{ in words})$
 $= \log_2 (16) = \log_2 (2^4) = 4$



Tag bits = Total - Index bits - Word bits
 $0 = 16 - 7 - 4 = 16 - 11 = 5$

Numerical

Consider a machine with a byte addressable main memory of 2^{20} bytes, block size of 16 bytes & 1-to-1 mapping cache having 2^{12} cache lines. Let the address of two consecutive bytes in main memory be $(E201F)_{16}$ & $(E2020)_{16}$. What are the tag & cache line addresses (in hex) for main memory address $(E201F)_{16}$

Given

Sol: MM size = 2^{20} bytes

→ Total no. of bits required to represent the addressing space = $\log_2(\text{size of MM})$
 $= \log_2(2^{20}) (= 20 \log_2 2 = 20)$

Block size = 16 bytes.

⇒ Offset bits = $\log_2(\text{block size}) = \log_2(16 \text{ bytes}) = \log_2(2^4)$

$4 \log_2 2 = 4 \times 1 = 4$


⇒ Block is cache $\leftarrow 2^{12} \quad (2^{12} \text{ cache lines})$

⇒ Index bits = $\log_2(\text{No. of block lines})$

$= \log_2(2^{12}) = 12 \log_2 2 = 12 \times 1 = 12$

Tag	Index	Offset
?	12	4

$20 - 16 = 4$



E, 2, 0, 1

The demerit of direct mapping is that hit ratio drops considerably if two or more words having same index & diff. tags are accessed consecutively one after the other.

Principle of Locality :- It is used in cache memory to help the program access small amounts of address space at any instant.

How to manage mapping from main memory to cache?

Suppose MM is 64 words

& Cache is 16 words

Suppose

Block size = 4 words

How many blocks in MM

$$\frac{64}{4} = 16$$

→ 16 blocks

$$\text{No. of lines in Cache} = \frac{16}{4} = 4 \text{ lines}$$

$$\text{No. of bits in address space} = 2^6 \Rightarrow 6 \text{ bits}$$

Conceptually divided into frames/blocks

$$1w = 1B$$

eg:- 0001 | 01
Block Block offset

Associative Mapping

Q A direct mapped cache is of size 64kB with block size 32B. Logical address generated is 32bit. What is the bits required for block field?

Q A digital computer has a memory unit of $64K \times 16$ & a cache memory of 1K words. The cache uses direct mapping with a block size of 4 words.

- How many bits are there in tag, index & block or word fields of address format?
- How many blocks can cache accommodate?


Associative Mapping

Drawback of Direct Mapping

→ High Conflict Miss → We had to replace a cache memory block even when other blocks in the cache memory were present as empty.

Idea: To avoid high conflict miss, any block of MM can be placed anywhere in cache.

Associative Mapping Addressing scheme



Tag Bits = Used to distinguish any 2 blocks inside the cache
= \log_2 (No. of Blocks in MM)

word = \log_2 (No of words / block)

Advantage: — 0% of conflict miss occurs

Disadv: — Very high Tag comparisons are required.

No. of Tag Comparisons = No. of blocks inside the cache (Entire cache to be searched)

Set Associative Mapping

- To overcome the high conflict miss in Direct Mapping &
- Large tag comparisons in case of Associative Mapping.


Concept:



- 1) Cache blocks are divided into sets.
- 2) Set size is always in the power of 2.
i.e. if cache has 2^k blocks/set, then it is called 2^k set associativity.

Eg:- we need to map $B_0 \rightarrow$ set 0 \rightarrow map to first available

4 way set associative \rightarrow 4 blocks/set
2 way set " \rightarrow 2 blocks/set.



Word \rightarrow no. of bits required to identify particular word within block. $\log_2 (\text{No. of words/Block})$

Tag - no. of bits reqd. to compare two blocks which belong to same set.

If i^{th} block of MM have to be placed in j^{th} set of cache-memory, then $j = i \bmod (\text{no. of blocks in cache})$

Set = No. of bits required to identify corresponding set no. inside cache where a MM block will be placed = \log_2 (No. of sets in Cache)

Example size of MM = 64 KB = $2^6 \times 2^{10} \text{ B} = 2^{16} \text{ B}$
= 16 bit address

Cache memory size = 128

with each block size = 16 B

1 word = 4 bit


2 way set

$$\text{word bits} = \log_2 (16) = 4$$

$$2\text{-way set associative} = \text{sets} = \frac{128}{2} = 64$$

$$\Rightarrow \text{set bits} = \log_2 (64) = 6$$

$$\text{Tag bits} = 16 - 4 - 6 = 6$$



MM Block

0th block of MM

1st

2nd

63

64

Cache memory sets

0 mod 64 = 0th set of cache

1 mod 64 = 1st set

63 mod 64 = 63rd

64 mod = 0th set of cache,

63rd

Numerical — Set associative

A 4-way set associative cache memory unit with a capacity of 16KB is built using block size 8 words. The word length is 32 bits. The size of physical address space is 4GB. The no. of bits of tag fields is?

Sol:-


4-way set associative \Rightarrow 4 blocks/set.

$$\text{Cache size} = 16 \text{ KB} = 2^{14} \text{ B}$$

Block size = 8 words.

Word length = 32 bits

$$\text{size of address space} = 4 \text{ GB} = 2^2 \times 2^{30} \\ = 2^{32}$$



$$\text{word} \Rightarrow \text{no. of words/block} = 2^5$$

set = no. of sets in cache

$$\text{Pages} \Rightarrow \text{no. of blocks in cache} = \frac{\text{size of cache}}{\text{size of 1 block}}$$

$$\Rightarrow \frac{16 \text{ KB}}{8 \times 32} = \frac{2^{14} \times 2^3}{2^8} = 2^9 \\ = 512$$

$$\text{No. of sets} = \frac{512}{4} = 128$$

$$\text{set} = \log_2 128 = 7$$

Q. A 2 way set associative cache is 256 K bytes in cache size. What is no. of sets if block size is 16 bytes?

$$\text{No. of sets} = \frac{\text{Cache size}}{\text{Block size}} = \frac{256 \times 2^{10}}{16} = 2^8$$

Block size = 16 bytes

$$\text{No. of blocks} = \frac{\text{Size of Cache}}{\text{Size of 1 block}} = \frac{2^{18}}{2^4 \times 2^3} = 2^1$$

$$\text{No. of sets} = \frac{2^{14}}{2^3} = 2^{11}$$

$$\text{No. of bits in set} = \log_2 2^{11} = 11$$

$$= 11 \text{ bits}$$