

Managing memory protection unit (MPU) in STM32 MCUs

Introduction

This application note describes how to manage the MPU in the STM32 products which is an optional component for the memory protection. Including the MPU in the STM32 microcontrollers makes them more robust and reliable. The MPU must be programmed and enabled before using it. If the MPU is not enabled, there is no change in the memory system behavior.

This application note concerns all the STM32 products that include Cortex®-M0+/M3/M4 and M7 design which support the MPU.

For more details about the MPU, refer to the following documents available on http://www.st.com:

- STM32F7 Series and STM32H7 Series Cortex®-M7 processor programming manual (PM0253)
- STM32F10xxx/20xxx/21xxx/L1xxxx Cortex[®]-M3 programming manual (PM0056)
- STM32L0 Series and STM32G0 Series Cortex[®]-M0+ programming manual (PM0223)
- STM32 Cortex[®]-M4 programming manual (PM0214)

Table 1. Applicable products

	Туре	Product series	
Mic		STM32F1 Series, STM32F2 Series, STM32F3 Series, STM32F4 Series, STM32F7 Series, STM32G0 Series, STM32G4 Series, STM32H7 Series, STM32L0 Series, STM32L1 Series, STM32L4 Series, STM32L4+ Series, STM32L5 Series, STM32WB Series	



1 General information

This document applies to $\mbox{Arm}^{\mbox{\scriptsize le}}\mbox{-based devices}.$

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

AN4838 - Rev 3 page 2/15



Overview

The MPU can be used to make an embedded system more robust and more secure by:

- Prohibiting the user applications from corrupting data used by critical tasks (such as the operating system kernel).
- Defining the SRAM memory region as a non-executable (eXecute Never XN) to prevent code injection attacks.
- Changing the memory access attributes.

Regions

The MPU can be used to protect up to sixteen memory regions. These, in turn can have eight subregions, if the region is at least 256 bytes. The subregions are always of equal size, and can be enabled or disabled by a subregion number. Because the minimum region size is driven by the cache line length (32 bytes), 8 subregions of 32 bytes corresponds to a 256 bytes size.

The regions are numbered 0-15. In addition, there is another region called the default region with an id of -1. All the 0-15 memory regions take priority over the default region.

The regions can overlap, and can be nested. The region 15 has the highest priority and the region 0 has the lowest one and this governs how overlapping the regions behave. The priorities are fixed, and cannot be changed.

Figure 1. Example of overlapping regions shows an example with six regions. This example shows the region 4 overlapping the region 0 and 1. The region 5 is enclosed completely within the region 3. Since the priority is in an ascending order, the overlap regions (in orange) have the priority. So if the region 0 is writeable and the region 4 is not, an address falling in the overlap between 0 and 4 is not writeable.




Figure 1. Example of overlapping regions

The MPU is unified, meaning that there are not separate regions for the data and the instructions.

The MPU can be used also to define other memory attributes such as the cacheability, which can be exported to the system level cache unit or the memory controllers. The memory attribute settings in Arm architecture can

AN4838 - Rev 3 page 3/15




support 2 levels of cache: inner cache and outer cache. For the STM32F7 Series and STM32H7 Series, only one level of cache (L1-cache) is supported.

The cache control is done globally by the cache control register, but the MPU can specify the cache policy and whether the region is cacheable or not. The MPU allows to set the cache attributes for level 1 (L1) cache by region (only for the STM32F7 Series and STM32H7 Series which implement a L1-Cache).

2.1 Memory model

In the STM32 products, the processor has a fixed default memory map that provides up to 4 Gbytes of addressable memory. The memory map is:

Figure 2. Processor memory map



AN4838 - Rev 3 page 4/15



3 Memory types, registers and attributes

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and memory attributes. The memory type and attributes determine the behavior of accesses to the region.

3.1 Memory types

There are three common memory types:

Normal memory: allows the load and store of bytes, half-words and words to be arranged by the CPU in an efficient manner (the compiler is not aware of memory region types). For the normal memory region the load / store is not necessarily performed by the CPU in the order listed in the program.

Device memory: within the device region, the loads and stores are done strictly in order. This is to ensure the registers are set in the proper order.

Strongly ordered memory: everything is always done in the programmatically listed order, where the CPU waits the end of load/store instruction execution (effective bus access) before executing the next instruction in the program stream. This can cause a performance hit.

3.2 MPU Registers description

The MPU registers are located at 0xE000ED90. There are 5 basic MPU registers and a number of alias registers for each of the regions. The following are used to set up regions in the MPU:

MPU TYPE: read-only register used to detect the MPU presence.

MPU CTRL: control register

MPU RNR: region number, used to determine which region operations are applied to.

MPU RBAR: region base address.

MPU RASR: region attributes and size.

MPU_RBAR_An: alias n of MPU_RBAR, where n is 1 to 3.

MPU_RASR_An: alias n of MPU_RASR, where n is 1 to 3.

Note: The Cortex®-M0+ does not implement the MPU_RBAR_An and MPU_RASR_An registers.

For more details about the MPU registers, refer to the programming manuals listed at the introduction section.

3.3 Memory attributes

The region attributes and size register (MPU_RASR) are where all the memory attributes are set. Table 2 shows a brief description about the region attributes and size in the MPU_RASR register.

Table 2. Region attributes and size in MPU RASR register

Bits	Name	Description
28	XN	Execute never
26:24	AP	Data Access Permission field (RO, RW or No access)
21:19	TEX	Type Extension field
18	S	Shareable
17	С	Cacheable
16	В	Bufferable
15:8	SRD	Subregion disable. For each subregion 1=disabled, 0=enabled.
5:1	SIZE	Specifies the size of the MPU protection region.

AN4838 - Rev 3 page 5/15



- The XN flag controls the code execution. In order to execute an instruction within the region, there must be read access for the privilege level, and XN must be 0. Otherwise a MemManage fault is generated.
- The data access permission (AP) field defines the AP of memory region. Table 3. Access permission of regions illustrates the access permissions:

AP[2:0]	Privileged permissions	Unprivileged permissions	Description
000	No access	No access	All accesses generate a permission fault
001	RW	No access	Access from a privileged software only
010	RW	RO	Written by an unprivileged software generates a permission fault
011	RW	RW	Full access
100	Unpredictable	Unpredictable	Reserved
101	RO	No access	Read by a privileged software only
110	RO	RO	Read only, by privileged or unprivileged software
111	RO	RO	Read only, by privileged or unprivileged software

Table 3. Access permission of regions

- The S field is for a shareable memory region: the memory system provides data synchronization between bus masters in a system with multiple bus masters, for example, a processor with a DMA controller. A strongly-ordered memory is always shareable. If multiple bus masters can access a non-shareable memory region, the software must ensure the data coherency between the bus masters. The STM32F7 Series and STM32H7 Series do not support hardware coherency. The S field is equivalent to non-cacheable memory.
- The TEX, C and B bits are used to define cache properties for the region, and to some extent, its shareability. They are encoded as per the following table:

TEX	С	В	Memory Type	Description	Shareable
000	0	0	Strongly Ordered	Strongly Ordered	Yes
000	0	1	Device	Shared Device	Yes
000	1	0	Normal	Write through, no write allocate	S bit
000	1	1	Normal	Write-back, no write allocate	S bit
001	0	0	Normal	Non-cacheable	S bit
001	0	1	Reserved	Reserved	Reserved
001	1	0	Undefined	Undefined	Undefined
001	1	1	Normal	Write-back, write and read allocate	S bit
010	0	0	Device	Non-shareable device	No
010	0	1	Reserved	Reserved	Reserved

Table 4. Cache properties and shareability

The subregion disable bits (SRD) flag whether a particular subregion is enabled or disabled. Disabling a
subregion means that another region overlapping the disabled range matches instead. If no other enabled
region overlaps the disabled subregion the MPU issues a fault.

For the products that implement a cache (only for STM32F7 Series and STM32H7 Series that implement L1-cache) the additional memory attributes include:

Cacheable/ non-cacheable: means that the dedicated region can be cached or not.

AN4838 - Rev 3 page 6/15



- Write through with no write allocate: on hits it writes to the cache and the main memory, on misses it updates the block in the main memory not bringing that block to the cache.
- Write-back with no write allocate: on hits it writes to the cache setting dirty bit for the block, the main memory is not updated. On misses it updates the block in the main memory not bringing that block to the cache.
- Write-back with write and read allocate: on hits it writes to the cache setting dirty bit for the block, the main memory is not updated. On misses it updates the block in the main memory and brings the block to the cache.

Note:

For Cortex®-M7, TCMs memories always behave as non-cacheable, non-shared normal memories, irrespective of the memory type attributes defined in the MPU for a memory region containing addresses held in the TCM. Otherwise, the access permissions associated with an MPU region in the TCM address space are treated in the same way as addresses outside the TCM address space.

3.4 Cortex-M7 constraint speculative prefetch

The Cortex-M7 implements the speculative prefetch feature, which allows speculative accesses to normal memory locations (for example: FMC, Quad-SPI devices). When a speculative prefetch happens, it may impact memories or devices which are sensitive to multiple accesses (such as FIFOs, LCD controller). Or it may disturb the traffic generated by another masters such as LCD-TFT or DMA2D with higher bandwidth consumption when a speculative prefetch happens. In order to protect normal memories from a speculative prefetch it is recommended to change memory attributes from normal to a strongly ordered or to device memory thanks to the MPU. For more details about configuring memory attributes refer to Section 4 Example for setting up the MPU with cube HAL.

3.5 Comparison of MPU features between Cortex®-M0+, Cortex®-M3/M4 and Cortex®-M7

There are few differences at the MPU level between Cortex®-M0+, Cortex®-M3/M4 and Cortex®-M7, so the user must be aware of them if the MPU configuration software has to be used. Table 5 illustrates the differences of the MPU features between Cortex®-M0+, Cortex®-M3/M4 and Cortex®-M7.

	Cortex [®] -M0+	Cortex [®] -M3/M4	Cortex [®] -M7
Number of regions	8	8	8 / 16 (1) (2)
Unified I and D regions	Yes	Yes	Yes
Region address	Yes	Yes	Yes
Region size	256 bytes to 4 Gbytes	32 bytes to 4 Gbytes	32 bytes to 4 Gbytes
Region memory attributes	S, C, B, XN (*) (3)	TEX, S, C, B, XN	TEX, S, C, B, XN
Region access permission (AP)	Yes	Yes	Yes
Subregion disable	8 bits	8 bits	8 bits
MPU bypass for NMI/Hardfault	Yes	Yes	Yes
Alias of MPU registers	No	Yes	Yes
Fault exception	Hardfault only	Hardfault / MemManage	Hardfault/ MemManage

- 1. For STM32H7 Series devices.
- 2. For STM32F7 Series devices.
- 3. Cortex®-M0+ supports one level of cache policy that is why the TEX field is not available in cortex®-M0+ processor.

AN4838 - Rev 3 page 7/15



4 Example for setting up the MPU with cube HAL

The table below describes an example of setting up the MPU with the following memory regions: Internal SRAM, Flash memory and peripherals. The default memory map is used for privileged accesses as a background region, the MPU is not enabled for the hard fault handler and NMI.

Internal SRAM: 8 Kbytes of internal SRAM is configured as Region0.

Memory attributes: shareable memory, write through with no write allocate, full access permission and code execution enabled.

Flash memory: the whole Flash memory is configured as Region1.

Memory attributes: non-shareable memory, write through with no write allocate, full access permission and code execution enabled.

Peripheral region: is configured as Region2.

Memory attributes: shared device, full access permission and execute never.

Usage	Memory type	Base address	Region number	Memory size	Memory attributes
					Shareable, write through, no write allocate
Internal SRAM	Normal memory	0x2000 0000	Region0	8 Kbytes	C=1, B = 0, TEX = 0, S=1
					SRD = 0, XN= 0, AP = full access
	Normal memory	0x0800 0000	Region1	1 Mbyte	Non-shareable write through, no write allocate
Flash memory					C=1, B = 0, TEX = 0, S=0
					SRD = 0, XN= 0, AP = full access
					Shareable, write through, no write allocate
FMC	Normal memory	0x6000 0000	Region2	512 Mbytes	C=1, B = 0, TEX = 0, S=1
					SRD = 0, XN= 0, AP = full access

Table 6. Example of setting up the MPU

· Setting the MPU with cube HAL

```
void MPU RegionConfig(void)
MPU Region InitTypeDef MPU InitStruct;
/* Disable MPU */
HAL MPU Disable();
/* Configure RAM region as Region N^{\circ}O, 8kB of size and R/W region */
MPU InitStruct.Enable = MPU REGION ENABLE;
MPU InitStruct.BaseAddress = 0x20000000;
MPU_InitStruct.Size = MPU_REGION_SIZE_8KB;
    InitStruct.AccessPermission = MPU REGION FULL ACCESS;
MPU InitStruct.IsBufferable = MPU ACCESS NOT BUFFERABLE;
MPU InitStruct.IsCacheable = MPU ACCESS CACHEABLE;
MPU_InitStruct.IsShareable = MPU_ACCESS SHAREABLE;
    InitStruct.Number = MPU REGION NUMBERO;
MPU InitStruct.TypeExtField = MPU TEX LEVELO;
MPU_InitStruct.SubRegionDisable = 0x00;
MPU InitStruct.DisableExec = MPU INSTRUCTION ACCESS ENABLE;
HAL MPU ConfigRegion (&MPU InitStruct);
^{\prime \star} Configure FLASH region as REGION N°1, 1MB of size and R/W region ^{\star \prime}
MPU InitStruct.BaseAddress = 0x08000000;
MPU InitStruct.Size = MPU REGION SIZE 1MB;
MPU InitStruct.IsShareable = MPU ACCESS NOT SHAREABLE;
MPU_InitStruct.Number = MPU REGION NUMBER1;
HAL MPU ConfigRegion(&MPU InitStruct);
/* Configure FMC region as REGION N°2, 0.5GB of size, R/W region */
MPU InitStruct.BaseAddress = 0x60000000;
```

AN4838 - Rev 3 page 8/15



```
MPU_InitStruct.Size = MPU_REGION_SIZE_512MB;
MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
MPU_InitStruct.Number = MPU_REGION_NUMBER2;
HAL_MPU_ConfigRegion(&MPU_InitStruct);
/* Enable MPU */
HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
}
```

AN4838 - Rev 3 page 9/15



5 Conclusion

Using the MPU in the STM32 microcontrollers makes them robust, reliable and in some cases more secure by preventing the application tasks from accessing or corrupting the stack and data memory used by the other tasks. This application note is a description of the different memory attributes, the types and the MPU registers. It provides also an example for setting up the MPU with the cube HAL to illustrate how to configure the MPU in the STM32 MCUs.

For more details about the MPU registers, refer to the Cortex®-M7/M3/M4/M0+ programming manuals available on STMicroelectronics web site.

AN4838 - Rev 3 page 10/15



Revision history

Table 7. Document revision history

Date	Revision	Changes
24-Mar-2016	1	Initial release.
		Added STM32H7 Series in the whole document.
04 May 2019	2	Updated Figure 1. Example of overlapping regions.
04-May-2018	2	Added Section 1 General information
		Added Section 3.4 Cortex-M7 constraint speculative prefetch.
17-Jul-2019	3	Updated Introduction adding STM32G0 Series, STM32G4 Series, STM32L4+ Series, STM32L5 Series and STM32WB Series.

AN4838 - Rev 3 page 11/15



Contents

1	General information					
2	Overview					
	2.1	Memory model	4			
3	Men	nory types, registers and attributes	5			
	3.1	Memory types	5			
	3.2	MPU Registers description.	5			
	3.3	Memory attributes	5			
	3.4	Cortex-M7 constraint speculative prefetch	7			
	3.5	Comparison of MPU features between Cortex®-M0+, Cortex®-M3/M4 and Cortex®-M7	7			
4	Exa	mple for setting up the MPU with cube HAL	8			
5	Conclusion					
Rev	ision	history	.11			
Cor	ntents		.12			
List	of ta	bles	.13			
List	of fic	ıures	.14			



List of tables

Table 1.	Applicable products	. 1
Table 2.	Region attributes and size in MPU_RASR register	5
Table 3.	Access permission of regions	6
Table 4.	Cache properties and shareability	6
Table 5.	Comparison of MPU features between Cortex®-M0+, Cortex®-M3/M4 and Cortex®-M7	7
Table 6.	Example of setting up the MPU	8
Table 7.	Document revision history	11

AN4838 - Rev 3 page 13/15



List of figures

Figure 1.	Example of overlapping regions	3
Figure 2.	Processor memory map	4

AN4838 - Rev 3 page 14/15



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

AN4838 - Rev 3 page 15/15