EE314

PINBALL PROJECT

Yunus ÇAY, Alperen CEBECİK Middle East Technical University Department of Electrical and Electronics Engineering Ankara, Turkey e2261634@metu.edu.tr, e2166148@metu.edu.tr

Abstract—This report contains the overall results of the EE314 Digital Electronics Laboratory project. Project's name is Pinball Game with FPGA-Verilog. Results and content of this project is included in this report.

Keywords—FPGA, Verilog, VGA, Pinball

I. INTRODUCTION

Today's world is changed very fast and the requirements are replaced with more technological ones. Hence, human needs to also more well-designed equipments to handle issues about their lives. These equipments can be anything; mechanical, electrical stuffs..., but the first comes to mind is computers

The invention of the computers is a significant point for the world and human lives have been affected by this invention from the late 1970's. Of course, when we say computer, we are not just referring to PC. There is a huge variety of computers.

This variety has been occurred due to different needs for human. However, sometimes, we need very specialized machines. For this case, the machine which can be adjusted to provide proper work is needed. This machine is already constructed and its name is FPGA.

FPGA stands for Field Programmable Gate Array. This type of computer is constructed with million and millions of gates or transistors. To specialize the FPGA machine, Verilog language is used. Verilog language is written according to sequential implementation.

As a result, FPGA is a type of computer and any desired logical implementation can be implemented with FPGA and Verilog language. In this way, any need can be handled.

II. COMPONENTS AND CONSTRAINTS

A. Constraints

- Plunger: initial movement.
- Flippers with continuous movement
- Specialized targets for score and scattering
- Energy loss of ball
- Collision restrictions

B. Components

- FPGA
- VGA cable and Monitor
- Computer and Quartus Software

III. PROJECT PARTS

A. VGA Synchronization

In the project, the first thing to be solved is creating proper VGA signal to monitor.

Monitor gives a sight to outside by using pixels which is the smallest increment giving adjusted light. All variations of colors can be obtained with mix of red, green and blue.

The signals we can say that it is continuous have frequency about 60Hz. Therefore, for example, 640*480 pixel monitor pixels should be changed with 60 Hz to enjoy film, which is provided by VGA synchronization.

This synchronization is done with 25MHz clock generated by FPGA.

$$25MHz/(800*524) = 60Hz$$
 (1)

800 is the summation of 640 pixel, H.Sync, Back Porch and Front Porch in the Equation 1. 524 is also obtained like that. As we can see in the Equation 1, all pixels are refreshed with frequency 60Hz.

```
always @ (posedge clk in)
                                                            // VGA Sync
102 ⊟ begin
103
104
              if(clk_25)
              if (en h)
106
107
108
                   if(Counter_X < 799)</pre>
                   Counter_X <= Counter_X + 1;
                   end else
                       begin
Counter_X <=0;
112
113
114
115
116
                            en h <= 0
                            en_v <=1;
117
118
119
                           se
if(en_v) begin
if (Counter_Y < 524) begin
  Counter_Y <= Counter_Y +1;
  en_h <=1;
  end else</pre>
120
121
122
123
124
125
                                      Counter_Y <= 0;
                                     en v \ll 0;
126
127
128
                                      en_h <=1;
```

Figure 1 Vga Synchronization

```
128
          end
 129
 130 always @ (posedge clk in)
 131 ⊟
            begin
 132
             if (clk 25)
 133 B
            begin
 134
            if (Counter X>94)
 135
             vga h sync <=1;
 136
               else vga h sync <=0;
 137
                  if (Counter Y>1)
 138
                     vga v sync<= 1;
 139
                     else vga v sync<=0;
 140
141
             end end
                                              ////// End Of the VGA Sync
```

Figure 2 Vga Synchronization

In Figure 1&2,Counter_X is used for horizontal numeration and Counter_Y is used for vertical numerization. Clk_25 is a clock signal having 25MHz frequency.

B. Clock Divider

99

FPGA have 50 MHz internal clock signal which is used for all clock divisions. There are 3 type clock division and with these division, 3 type clock signal is obtained with respect frequency.

```
71 always @ (posedge clk in) // Constructing a 25 MHz signal from the 50MHz signal
72 ⊟ begin
73
          clk 25 <= ~clk 25;
74
       end
75
76 □ always @(posedge clk in) begin // 50 Hz clock for moving ball
77
        counter real = counter real +1;
78
      if(counter real == 999999) begin
79
          clk real = ~clk real;
80
          clk real enable=1;
81
          counter real = 0;
82
       end
83 🗎 else begin
84
        clk real enable=0;
85
       end
86
    end
87
88 ⊟always @ (posedge clk in) begin
                                            // 1 Hz Clock
89
       counter second = counter second +1;
90 B if(counter second == 49999999) begin
91
          clk second = ~clk second;
92
          clk second enable = 1;
93
          counter second = 0;
94
       end
95 🗎 else begin
96
       clk second enable = 0;
97
98
     end
```

Figure 3 Clk_25,Clk_real and Clk_sec Construction

First one is enabler signal having 25 MHz signal. It is used for VGA synchronization. In the Figure 3, clk_25 is the enabler signal. Using sequential property, enabler signal is created.

Second one is the clock used to provide the ball with movement.

As seen on the Figure 3, this clk_real signal is constructed with counter and 50MHz internal clock signal. Counter duty is divide the internal clock and after a some positive value counter is reseted.

Third clock is used for timer. In other words, this clock signal has 1Hz frequency. This signal is used for the timer part of the project.

In the Figure 3, as we can see the clock is divided to itself to get 1 Hz signal.

C. Timer

Timer is constructed using decimal to digit. After a first counter reaches to 9, it will be reseted and second counter becomes 1. It will continues to 999 point and then whole counters are reseted.

```
201
202 ⊟always @ (posedge clk in) begin
                                                   //Timer counting up
203 ⊟
         if(clk second enable) begin
204 ⊟
            if(ss != 9)begin
205
               ss = ss + 1;
206
207
    else if (ss==9 && mm != 9) begin
208
               ss = 0;
209
               mm = mm + 1;
210
211
            else if (ss == 9 && mm == 9 && hh != 9) begin
     212
               ss = 0;
213
               mm = 0;
214
               hh = hh +1;
215
            end
216
     rend
217
      end
```

Figure 4 Constructing a Timer

D. Boundaries and Specialized Shapes

Monitor is divided in three parts and whole visible screen have border frame.

Monitor is divided into three three because timer, score table and play-area is needed. These internal borders are created with simple compare and logical symbols.

```
144 always @ (posedge clk_in)
                                                                                                                                                                        ///// Borders
 145 ∃ if(clk 25) begin
 146 E begin
 147
                                display check <= ((Counter X>150 && Counter X<500) || (Counter Y>45&& Counter Y<505))?1:0;
 148
 149 B
                                border h \leftarrow ((Counter Y) + 0.64 Counter Y < 45) || (Counter Y) 505 && Counter Y < 510) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700) || ((Counter X) 500 && Counter X < 700
 150
                                &&(Counter Y>365 && Counter Y<370)))?1:0;
 151
 152
                                border v <= (Counter X>145 && Counter X<150) || (Counter X>775 && Counter X<780) ||
 153
                                (Counter X>500 && Counter X<505)?1:0;
 154
 155
                                border left <= ((Counter Y == Counter X + 145) && ((Counter X> 150) && (Counter X<270)) && ((Counter Y>295) && (Counter Y
 156
 157
                                border right <= (((-1)* Counter Y == Counter X -795 ) && ((Counter X> 380) && (Counter X<500)) && ((Counter Y>295) && (Cou
 158
                        end
159
                        end
160
```

Figure 5 Horizontal, Vertical and Inclined Borders

As seen on the Figure 5, border_h and border_y are equal to 1 and when the Counter_X and _Counter_Y are inside determined areas on border_h and border_y. Then, on the part VGA output colours are assigned, borders become white.

Again on the same Figure 5, the inclined boundaries inside play area are constructed with line equaiton. The starting and end points are known, also slope is known. Then, comparison for Counter_X&Y with border start-end coordinates is enough to create boundary.

Specialized shapes are two type circles and hexagon.

```
Ball = (Counter_X - ball_x)^2 + (Counter_Y - ball_y)^2
= R^2 (2)
```

```
161
162 always @ (posedge clk_in) // green and red balls
163 ⊟ begin
            if (clk 25 && display check )
164
165 ⊟
166
167
                  ball green1 <= ((Counter X-ball g1x)**2 + (Counter Y-ball g1y)**2 < 20*20)?1:0;
168
                  ball green2 <= ((Counter X-ball g2x)**2 + (Counter Y-ball g2y)**2 < 20*20)?1:0;
                  ball red1 <= ((Counter X-ball r1x)**2 + (Counter Y-ball r1y)**2 < 20*20)?1:0;
169
                  ball red2 <= ((Counter X-ball r2x) **2 + (Counter Y-ball r2y) **2 < 20*20) ?1:0;
170
171
172
```

Figure 6 Construction of Green and Red balls

Circles are created with standard circle equation as shown in the Equation 2. Mid point of the circle are assigned to ball_x and _ball_y. Then, as in the case for borders, comparison with counter values and range from the mid values colours are determined.

Hexagon shape is determined like circular one, after a mid point is selected, the equation for square is applied. Then, we devolop areas overlapping on each other, but outside of the shape is alike hexagon.

E. Ball Movement and interactions

Ball movement is provided with using mid-point of ball and increments. For ball movement, we increase the direction of ball with increments under effect of the clk_real signal (50Hz). After giving a initial value with a plunger, ball starts to move in random direction. Then, direction of the ball is adjusted with collisions.

```
174 ∃ always @(posedge clk in) begin // animated yellow ball
     175
                ball yellow <= ((Counter X - yellow X)**2 + (Counter Y - yellow Y)**2 < 10*10)?1:0;
    176 ⊟
                if(clk real enable) begin
     177
                yellow x = yellow x + yellow xinc;
    178
                yellow_y = yellow_y + yellow_yinc;
    179
    180 ⊞
                   if (yellow x > 490 || yellow x < 160 ) begin // left right bounds
    181
                     yellow xinc = (-1) * yellow xinc;
    182
    183
    184 B
                   if (yellow y < 55 || yellow y >495) begin // top bottom bounds
    185
                     yellow yinc = (-1) * yellow yinc;
 ) 186
 187
    188 B
                   if ( (yellow y < yellow x + 145) && (yellow x >150) && (yellow x <270) && (yellow y >255) && (yellow y <415)) begin // left slope
x 189
                      swap holder1 = yellow xinc;
 190
                      yellow xinc = yellow yinc;
                     yellow_yinc = swap_holder1 * (-1);
 191
192
0:01 193
0:00 194 B
                   if (( (-1)* yellow y < yellow x -795 ) && (yellow x >300) && (yellow x <500) && (yellow y>295) && (yellow y <415)) begin // right s
0:00 195
                      swap holder2 = yellow xinc ;
0:00 196
                      yellow minc = yellow yinc * (-1);
0:00 197
                     yellow yinc = swap holder2;
0:00 198
    199
    200
```

Figure 7 Animated Ball

Collision detectors are constructed with comparison test. For example magnitude of ball mid point_x - border_x (right border) is less than the radial length of ball, ball mid point_x is reversed and y is kept as fixed value. All collision detectors are created by using same logic.

Another issue about the ball movement is plunger. Plunger provides the ball with random start. It is succeeded with using random function.

F. Flippers

There are two flippers in play-area. Flippers are used to force the ball back. Flippers are constructed using the logic: first y the point on the border side is fixed a point and also length of the ball is fixed a positive value. Then, increasing and decreasing the mid point_y of flipper border changes the position of the flipper under the effect of the clock signal having sufficient frequency(50-60Hz)

G. VGA Outputs and Colours

In this part, according to the border information, VGA inputs are assigned with a 8-bit color array.

As mentioned above borders are colored with white, 2 balls are with green and other 2 with red, hexagon is with blue and others we have not yet assigned are colored with black.

```
533 L
535
536
         //// colour outputs
537
         always @ (posedge clk in )
538 ⊟
         begin
539
         if (clk 25)
540 ⊟
         begin
541 ⊟
            if (border h==1||border v==1 || border left==1 || border right ==1)begin
542
            VGA R <=8'b11111111;
            VGA G <=8'b11111111;
543
544
            VGA B <=8'b11111111;
545
            end else
546
            if (ball green1==1||ball green2==1)
547
548
            VGA R <=8'b00000000;
549
            VGA G <=8'b11111111;
550
            VGA B <=8'b00000000;
551
            end else
552
               if (ball red1==1||ball red2==1)
553
               begin
554
            VGA R <=8'b11111111;
555
            VGA G <=8'b00000000;
556
            VGA B <=8'b00000000;
557
            end else
558
    B
            if (ball yellow ==1) begin
559
            VGA R <=8'b11111111;
560
            VGA G <=8'b11111111;
561
            VGA B <=8'b00000000;
            end else
562
```

Figure 8. Outputs

```
end else
562
563
             if (timer display ==1) begin
     564
             VGA R <=8'b11111111;
             VGA G <=8'b11111111;
565
566
             VGA B <=8'b11111111;
567
             end
568
     else begin
569
             VGA R <=8'b00000000;
570
             VGA G <=8'b00000000;
571
             VGA B <=8'b00000000;
572
             end
573
574
          end
575
          end
576
577
        endmodule
578
```

Figure 9. Outputs (Continued)

H. Conclusion

In this project, we used FPGA to design a simple Pinball vire timer_display = s1||s2||s3||s4||s5||s6||s7||m1||m2||m3||m4||m5||m6||m7||h1||h2|game. Using VGA synchronization, we were able to get an image on monitor. We created 25 MHz, 50 Hz and 1 Hz clocks from our FPGA's internal 50 MHz clock. 25 MHz always (posedge clk_in) clock was used to synchronize VGA with FPGA so that we can scan our monitor. 50 Hz was used to animate yellow ball, 1 Hz was used in timer as a second indicator. As ball moves in display area, it interacted with area boundaries, flippers and objects such as red, green circles and blue hexagons. With hitting these objects, user scored points or received penalties. In this project; we got an opportunity to create a product with our existing FPGA and Verilog knowledge, also got familiar with visualisation with VGA. It was a rewarding task.

REFERENCES

- [1] FPGA VGA Graphics in Verilog Part 1. (2019). Retrieved from https://timetoexplore.net/blog/arty-fpga-vga-verilog-01
- [2] Verilog case statement example. (2019). Retrieved from http://referencedesigner.com/tutorials/verilog/verilog_18.php

APPENDIX A:

```
module screen (clk_in, vga_h_sync, vga_v_sync, VGA_R, VGA_G, VGA_B, clk_25);
     input clk in ;
3
      output reg vga h sync, vga v sync;
5 reg [9:0] Counter X; // This is needed for horizontal sync.
6 reg [9:0] Counter Y; // This is needed for vertical sync.
7
     reg border h ;
                           // Boundary for horizontal
                         // Boundary for vertical
8
     reg border v ;
     reg border_left; // Boundary left
reg border_right; //boundary right
reg display_check; // control the boundary area
10
11
12
     reg [9:0] yellow_x , yellow_xinc , yellow_y , yellow_yinc ;
13
14 reg ball_green1,ball_green2,ball_red1,ball_red2 , ball_yellow;
15
16 output reg [7:0] VGA R ;
                                  // Output of the code and input of the VGA red input
17 output reg [7:0] VGA G ;
                                  // Output of the code and input of the VGA blue input
18 output reg [7:0] VGA B ; // Output of the code and input of the VGA green input
19 output reg clk_25;
20 reg clk_real;
                                  // clock for the timer
21 reg clk second;
22
                                 // enables for VGA sync
     reg en v;
23
      reg en h;
24
      reg [30:0] counter real;
                                       // real clock counter
25
      reg [30:0] counter second;
                                         // real clock counter
26
      reg clk_real_enable , clk_second_enable;
                                                      //placeholder for swapping slopes
27
      reg swap holder1, swap holder2;
      reg [9:0] ball_g1x,ball_g1y,ball_g2x,ball_g2y; // Middle point of the green balls
28
29
      reg [9:0] ball rlx,ball rly,ball r2x,ball r2y; // Middle point of the red balls
30
31 reg [3:0] hh, mm , ss ; //Timers for hours, minutes, seconds
32 reg h1, h2, h3, h4, h5, h6, h7;
33 reg m1, m2, m3, m4, m5, m6, m7;
34 reg s1, s2, s3, s4, s5, s6, s7;
```

 $Figure \ 10 \ . \ Module \ Declaration$