

LABORATORY Format / Processor theory (INTEL 8085)

1. Folder (name, title, course, section, dates)
2. INDEX (label all pages)
3. OBJECTIVES
4. theory needed
5. Calculated values / single stepping
6. Program, flowchart, Mnemonics, O.C.
7. Questions / Answers.
8. Conclusion / Discussion
9. Applications (OPTIONAL).
10. ATTACH LAB. MANUAL INSTRUCTIONS.

LATE penalties:

1 week = -5pts

2 weeks = -10pts

3 weeks = -20pts

4 or more weeks = Not Accepted

COURSE TEXT

MOHAMED RAFIQUZZAMAN,

"microcomputer Theory and Applications
with the (INTEL 8085) SDK-85", WILEY

mk.

Course No. _____

Name _____

Section No. _____

REPORT FOLDER

New York City College of Technology

OF THE CITY UNIVERSITY OF NEW YORK

Department of _____

Experiment No. _____

Title _____

FACULTY ONLY

Returned for corrections _____

Corrections due _____

Corrections handed in _____

Comments _____

Grade _____ Approved by _____

STUDENTS ONLY

Date experiment completed _____

Date due _____

Date handed in _____

Squad No. _____

List
Members

Objective

- Get a handle for manipulating data using the SDK-85 (Student Development Kit)
- Use Appendix F (8085 Instruction Set), specifically the Arithmetic Group, to perform operations on the registers and memory locations of the SDK-85.

Theory

- The SDK-85 (Student Development Kit) is a single board microcomputer system kit using the 8085 processor. It is made by Intel and is now used to teach students about the concepts of microprocessors. Contains the following
 - **Microprocessor**
 - **Memory Element** – This describes both ROM (Read Only Memory) and RAM (Random Access Memory)
 - ROM (Read Only Memory) – Contains system boot up instructions
 - RAM (Random Access Memory) – Has Read/Write capabilities
 - **I/O Unit** – Handles input from user and provides output
- Microprocessors are computer processors that incorporate the functions of a central processing unit on a single integrated circuit (IC) or at most a few integrated circuits. They contain the following:
 - **Combinational logic Unit** – are logic circuits implemented by Boolean (logic gates) circuits, where the output is a pure function of the present input only. Think Half-Adders, Full-Adders, Encoders, and Decoders.
 - **Sequential logic Unit** – this is a type of logic circuit whose output depends on previous inputs as well as on the present inputs.
 - Contains Memory
 - Contains a clock

This lab focuses on **Appendix F (the 8085 Instruction Set)**, specifically the **Subroutines**. This is the set of assembly instructions that performs preset programs that's stored in ROM

Part A

Draw flow chart of the program that will display the course code EE 2262 on the address fields, using the following subroutines.

UPDAD (0363)

UPDAT (036E)

RDKBD (02E7)

DELAY (05F1)

[SP] ← 20C2
A ← 62
DISPLAY 'A'
DE ← EE22
DE DISPLAY
Call RD KBRD

Part B


Mnemonics OP Address

	31 C2 2D	2000 1 2
MVI A,62	3E 62	3 4
CD 036E	CD 6E 03	5 6 7
LXID, EE22	11 22 EE	8 9 A
CD 0363	CD 63 03	B C D
CD 62E7	CD E7 D2 CF	E F 10

Part C

ADDRESS	OP CODE	MNEMONICS
2000	31	LXI,SP
1	C2	
2	20	
3	31	
4	C2	
5	20	
6	3E	
7	62	
8	CD	
9	6E	
10	03	
11	11	LXI DF699
12	99	
13	F6	
14	1B	DCX D
15	7B	MOV E
16	B2	ORX D
17	CA	JMP 200F
18	0F	
19	20	
20	11	LXI,D E622
21	22	
22	EE	
21	CD	CD 0363
22	63	
23	03	

FLOWCHART



Part D

ADDRESS	OP CODES	MNEMONICS
2000	31	LXI 20C2
1	C2	
2	20	
3		
4	3E	MVI A, EF
5	EF	
6	CD	CD 036E
7	6E	
8	03	
9	11	LXID ABCD
200A	CD	
200B	AB	
200C	CD	CD 0363
200D	63	
200E	03	
200F	11	LXID, F699
2010	99	
2011	F6	
2012	1B	DCX D
2013	7B	MOV E
2014	B2	ORX D
2015	CA	JZ 2012

2016	12	
2017	20	
2018	11	LXID, F699
2019	99	
201A	F6	
201B	1B	DCX D
201C	7B	MOV E
201D	B2	ORX D
201E	CA	JZ 201 B
201F	1B	
2020	20	
2021	3E	MVI 56
2022	56	
2023	CD	CD 036E
2024	6E	
2025	03	
2026	11	LXID, 1234
2027	34	
2028	12	
2029	CD	CD 036E
202A	6E	
202B	03	
202C	11	LXID, F699
202D	99	
202E	F6	
202F	1B	DCX D
2031	7B	MOV E
2032	B2	ORX D
2033	CA	JZ 202F
2034	2F	
2035	20	
2036	11	LXID, F699
2037	99	
2038	F6	
2039	1B	DCX D
203A	7B	MOV E
203B	B2	ORX D
203C	CA	JZ 2028
203D	28	
203E	20	
203F	CF	RESTART

FLOWCHART

SP ← 20C2

```

A ← EF
DISPLAY "A"
DE ← ABCD
DISPLAY "DE"
DE ← [F699]
DE ← [DE] -1
A ← E
A ← A V D
Is A=00
DE ← [F699]
DE ← [DE] - 1
A ← E
A ← A V D
Is A=00
A ← 56
DISPLAY "A"
DE ← 1234
DISPLAY DE
DE ← [F699]
DE ← [DE] - 1
A ← E
A ← A V D
Is A=00
DE ← [F699]
DE ← [DE] - 1
A ← E
A ← A V D
Is A= 00
STOP

```

Conclusion

In conclusion based on the value for the delay time we determined that the values for Part C and D were close enough with just slight variations of the proceeding decimal places as such we put F699 into DE. Using the formula for delay, in part C having an inside of 48 cycles and outside of 45. In the same instance for part D 48 cycles inside the first loop and 70 for outside.